This is an automated email from the git hooks/post-receive script.
unknown user pushed a change to branch master in repository glibc.
from 2aa0974d25 elf: ldconfig should skip temporary files created by package [...] new f554334c05 aarch64: Add vector implementations of tan routines new b39e9db5e3 aarch64: Add vector implementations of exp2 routines new a8e3ab3074 aarch64: Add vector implementations of log2 routines new 067a34156c aarch64: Add vector implementations of log10 routines new 31aaf6fed9 aarch64: Add vector implementations of exp10 routines
The 5 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference.
Summary of changes: math/auto-libm-test-in | 2 +- math/auto-libm-test-out-tan | 50 ++-- sysdeps/aarch64/fpu/Makefile | 11 +- sysdeps/aarch64/fpu/Versions | 22 ++ sysdeps/aarch64/fpu/bits/math-vector.h | 20 ++ sysdeps/aarch64/fpu/exp10_advsimd.c | 145 ++++++++++ sysdeps/aarch64/fpu/exp10_sve.c | 127 +++++++++ sysdeps/aarch64/fpu/exp10f_advsimd.c | 140 +++++++++ sysdeps/aarch64/fpu/exp10f_sve.c | 91 ++++++ sysdeps/aarch64/fpu/exp2_advsimd.c | 128 +++++++++ sysdeps/aarch64/fpu/exp2_sve.c | 111 ++++++++ sysdeps/aarch64/fpu/exp2f_advsimd.c | 124 ++++++++ sysdeps/aarch64/fpu/exp2f_sve.c | 75 +++++ sysdeps/aarch64/fpu/log10_advsimd.c | 119 ++++++++ sysdeps/aarch64/fpu/log10_sve.c | 76 +++++ sysdeps/aarch64/fpu/log10f_advsimd.c | 82 ++++++ sysdeps/aarch64/fpu/log10f_sve.c | 94 +++++++ sysdeps/aarch64/fpu/log2_advsimd.c | 109 +++++++ sysdeps/aarch64/fpu/log2_sve.c | 73 +++++ sysdeps/aarch64/fpu/log2f_advsimd.c | 77 +++++ sysdeps/aarch64/fpu/log2f_sve.c | 86 ++++++ ...ouble-advsimd-wrappers.c => poly_advsimd_f32.h} | 25 +- ...ouble-advsimd-wrappers.c => poly_advsimd_f64.h} | 25 +- sysdeps/aarch64/fpu/poly_generic.h | 285 +++++++++++++++++++ ...st-double-advsimd-wrappers.c => poly_sve_f32.h} | 25 +- ...st-double-advsimd-wrappers.c => poly_sve_f64.h} | 25 +- sysdeps/aarch64/fpu/poly_sve_generic.h | 313 +++++++++++++++++++++ sysdeps/aarch64/fpu/tan_advsimd.c | 123 ++++++++ sysdeps/aarch64/fpu/tan_sve.c | 104 +++++++ sysdeps/aarch64/fpu/tanf_advsimd.c | 129 +++++++++ sysdeps/aarch64/fpu/tanf_sve.c | 118 ++++++++ sysdeps/aarch64/fpu/test-double-advsimd-wrappers.c | 5 + sysdeps/aarch64/fpu/test-double-sve-wrappers.c | 5 + sysdeps/aarch64/fpu/test-float-advsimd-wrappers.c | 5 + sysdeps/aarch64/fpu/test-float-sve-wrappers.c | 5 + sysdeps/aarch64/fpu/v_log10_data.c | 175 ++++++++++++ sysdeps/aarch64/fpu/v_log2_data.c | 165 +++++++++++ sysdeps/aarch64/fpu/vecmath_config.h | 23 ++ sysdeps/aarch64/libm-test-ulps | 40 +++ sysdeps/unix/sysv/linux/aarch64/libmvec.abilist | 20 ++ 40 files changed, 3315 insertions(+), 62 deletions(-) create mode 100644 sysdeps/aarch64/fpu/exp10_advsimd.c create mode 100644 sysdeps/aarch64/fpu/exp10_sve.c create mode 100644 sysdeps/aarch64/fpu/exp10f_advsimd.c create mode 100644 sysdeps/aarch64/fpu/exp10f_sve.c create mode 100644 sysdeps/aarch64/fpu/exp2_advsimd.c create mode 100644 sysdeps/aarch64/fpu/exp2_sve.c create mode 100644 sysdeps/aarch64/fpu/exp2f_advsimd.c create mode 100644 sysdeps/aarch64/fpu/exp2f_sve.c create mode 100644 sysdeps/aarch64/fpu/log10_advsimd.c create mode 100644 sysdeps/aarch64/fpu/log10_sve.c create mode 100644 sysdeps/aarch64/fpu/log10f_advsimd.c create mode 100644 sysdeps/aarch64/fpu/log10f_sve.c create mode 100644 sysdeps/aarch64/fpu/log2_advsimd.c create mode 100644 sysdeps/aarch64/fpu/log2_sve.c create mode 100644 sysdeps/aarch64/fpu/log2f_advsimd.c create mode 100644 sysdeps/aarch64/fpu/log2f_sve.c copy sysdeps/aarch64/fpu/{test-double-advsimd-wrappers.c => poly_advsimd_f32.h} (64%) copy sysdeps/aarch64/fpu/{test-double-advsimd-wrappers.c => poly_advsimd_f64.h} (64%) create mode 100644 sysdeps/aarch64/fpu/poly_generic.h copy sysdeps/aarch64/fpu/{test-double-advsimd-wrappers.c => poly_sve_f32.h} (62%) copy sysdeps/aarch64/fpu/{test-double-advsimd-wrappers.c => poly_sve_f64.h} (62%) create mode 100644 sysdeps/aarch64/fpu/poly_sve_generic.h create mode 100644 sysdeps/aarch64/fpu/tan_advsimd.c create mode 100644 sysdeps/aarch64/fpu/tan_sve.c create mode 100644 sysdeps/aarch64/fpu/tanf_advsimd.c create mode 100644 sysdeps/aarch64/fpu/tanf_sve.c create mode 100644 sysdeps/aarch64/fpu/v_log10_data.c create mode 100644 sysdeps/aarch64/fpu/v_log2_data.c