This is an automated email from the git hooks/post-receive script.

tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_gnu_cross_build/master-aarch64 in repository toolchain/ci/qemu.

from cf6f26d6f9 Merge tag 'kraxel-20220427-pull-request' of git://git.kraxel [...] adds 5c08edd1fa error-report: fix g_date_time_format assertion adds 1f3f2bfe0e configure: make fortify_source=yes by default adds e960a7ee46 remove -writeconfig adds d1da229ff1 i386: pcmpestr 64-bit sign extension bug adds d065177e01 meson: show final set of compiler flags adds ff8ca58d20 configure: remove dead code adds 6e4442090b qga: wixl: get path to sysroot from pkg-config as intended adds 2ed197d66e configure: pc-bios/qemu-icon.bmp does not exist adds df42fa7d47 configure: gcov should not exclude fortify-source adds 28609749fe configure: move --enable/--disable-debug-info to second opti [...] adds 88b6e618fd configure, meson: move OpenGL check to meson adds 3730a7341f meson, configure: move RDMA options to meson adds 2edd2c04c2 meson, configure: move keyctl test to meson adds 0dae95d4ad meson, configure: move usbfs test to meson adds 7544060ef3 meson, configure: move libgio test to meson adds 215b00a542 meson: remove CONFIG_XEN_PCI_PASSTHROUGH from config-target.h adds 2cb2f5804c meson, configure: move --enable-module-upgrades to meson adds 21abf010bb qemu-options: Limit the -enable-kvm option to the targets th [...] adds 6071ff6087 Merge tag 'for-upstream' of https://gitlab.com/bonzini/qemu [...] adds 35be15069d target/arm: Use tcg_constant in gen_probe_access adds 82d08e901f target/arm: Use tcg_constant in gen_mte_check* adds dd935b0697 target/arm: Use tcg_constant in gen_exception* adds bc9eb3a367 target/arm: Use tcg_constant in gen_adc_CC adds 181115d906 target/arm: Use tcg_constant in handle_msr_i adds d7eeaa0956 target/arm: Use tcg_constant in handle_sys adds 820b357a49 target/arm: Use tcg_constant in disas_exc adds c433065c45 target/arm: Use tcg_constant in gen_compare_and_swap_pair adds d43c8232bd target/arm: Use tcg_constant in disas_ld_lit adds 182320a7a5 target/arm: Use tcg_constant in disas_ldst_* adds 2e9917194d target/arm: Use tcg_constant in disas_add_sum_imm* adds 12f1d809e6 target/arm: Use tcg_constant in disas_movw_imm adds 858943f0e2 target/arm: Use tcg_constant in shift_reg_imm adds a8b05af133 target/arm: Use tcg_constant in disas_cond_select adds 728963ea97 target/arm: Use tcg_constant in handle_{rev16,crc32} adds 4cb05eb74c target/arm: Use tcg_constant in disas_data_proc_2src adds e45b201348 target/arm: Use tcg_constant in disas_fp* adds 39228a1787 target/arm: Use tcg_constant in simd shift expanders adds d26fc8643e target/arm: Use tcg_constant in simd fp/int conversion adds 90e2d33ff9 target/arm: Use tcg_constant in 2misc expanders adds abf6819597 target/arm: Use tcg_constant in balance of translate-a64.c adds 3dd066142c target/arm: Use tcg_constant for aa32 exceptions adds c49a6f0d52 target/arm: Use tcg_constant for disas_iwmmxt_insn adds 1a8598e038 target/arm: Use tcg_constant for gen_{msr,mrs} adds f5fd5f64b4 target/arm: Use tcg_constant for vector shift expanders adds dfbbf5e1f9 target/arm: Use tcg_constant for do_coproc_insn adds cca8046259 target/arm: Use tcg_constant for gen_srs adds dfe36d24aa target/arm: Use tcg_constant for op_s_{rri,rxi}_rot adds 302d3343df target/arm: Use tcg_constant for MOVW, UMAAL, CRC32 adds 2f28a5b3ac target/arm: Use tcg_constant for v7m MRS, MSR adds 38ca784f7c target/arm: Use tcg_constant for TT, SAT, SMMLA adds 84d6f34364 target/arm: Use tcg_constant in LDM, STM adds 7c5bc402fc target/arm: Use tcg_constant in CLRM, DLS, WLS, LE adds 5b95562c50 target/arm: Use tcg_constant in trans_CPS_v7m adds 0b188ea05a target/arm: Use tcg_constant in trans_CSEL adds b0c3aece6f target/arm: Use tcg_constant for trans_INDEX_* adds d681f1258b target/arm: Use tcg_constant in SINCDEC, INCDEC adds e152b48b07 target/arm: Use tcg_constant in FCPY, CPY adds 4b308bd5f7 target/arm: Use tcg_constant in {incr, wrap}_last_active adds 053552d367 target/arm: Use tcg_constant in do_clast_scalar adds 4481bbf25e target/arm: Use tcg_constant in WHILE adds 2ccdf94fe7 target/arm: Use tcg_constant in LD1, ST1 adds 9fff3fcc4c target/arm: Use tcg_constant in SUBR adds 138a1f7b3f target/arm: Use tcg_constant in do_zzi_{sat, ool}, do_fp_imm adds 392acacc1e target/arm: Use tcg_constant for predicate descriptors adds 93418f1ce9 target/arm: Use tcg_constant for do_brk{2,3} adds c6a59b559b target/arm: Use tcg_constant for vector descriptor adds eb851c1151 target/arm: Disable cryptographic instructions when neon is [...] adds 8b7a5bbecf target/arm: Use field names for accessing DBGWCRn adds ced716942a hw/arm/smmuv3: Cache event fault record adds 264a3b2eba hw/arm/smmuv3: Add space in guest error message adds f81c60c244 target/arm: Advertise support for FEAT_TTL adds 75d08a4072 target/arm: Advertise support for FEAT_BBM level 2 adds f8e7163d9e hw/arm/smmuv3: Advertise support for SMMUv3.2-BBML2 adds f228336020 Merge tag 'pull-target-arm-20220428' of https://git.linaro.o [...] new 6d3b9c024c hw/riscv: spike: Add '/chosen/stdout-path' in device tree un [...] new 58303fc0be hw/riscv: Don't add empty bootargs to device tree new 9951ba948a target/riscv: Support configuarable marchid, mvendorid, mipi [...] new eef82872be target/riscv: rvk: add cfg properties for zbk* and zk* new d8e81e3c18 target/riscv: rvk: add support for zbkb extension new 5cc69ceb68 target/riscv: rvk: add support for zbkc extension new 0496389680 target/riscv: rvk: add support for zbkx extension new c29da5a7fe crypto: move sm4_sbox from target/arm new 68d19b58f4 target/riscv: rvk: add support for zknd/zkne extension in RV32 new 9e33e1753b target/riscv: rvk: add support for zkne/zknd extension in RV64 new 387e5d9271 target/riscv: rvk: add support for sha256 related instructio [...] new e9a7ef5d5e target/riscv: rvk: add support for sha512 related instructio [...] new 1f7f7b5ede target/riscv: rvk: add support for sha512 related instructio [...] new 0976083d1b target/riscv: rvk: add support for zksed/zksh extension new 77442380ec target/riscv: rvk: add CSR support for Zkr new 5748c886b1 disas/riscv.c: rvk: add disas support for Zbk* and Zk* instructions new cf7ed971ae target/riscv: rvk: expose zbk* and zk* properties new 457a86a0eb target/riscv: Fix incorrect PTE merge in walk_pte new a62c2c155c target/riscv: add scalar crypto related extenstion strings t [...] new 1c20d3ff60 hw/riscv: virt: Add a machine done notifier new d24a7bc24e hw/core: Move the ARM sysbus-fdt to core new 1832b7cb3f hw/riscv: virt: Create a platform bus new 3029fab643 hw/riscv: virt: Add support for generating platform FDT entries new 58d5a5a78c hw/riscv: virt: Add device plug support new 325b7c4e75 hw/riscv: Enable TPM backends new 731340813f Merge tag 'pull-riscv-to-apply-20220429' of github.com:alist [...]

The 26 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference.

Summary of changes: backends/meson.build | 2 +- configure | 346 +--------------------------- contrib/rdmacm-mux/meson.build | 4 +- crypto/meson.build | 5 +- crypto/sm4.c | 49 ++++ disas/riscv.c | 173 +++++++++++++- docs/about/deprecated.rst | 7 - docs/about/removed-features.rst | 7 + docs/system/arm/emulation.rst | 2 + docs/system/riscv/virt.rst | 20 ++ hw/arm/meson.build | 1 - hw/arm/smmuv3-internal.h | 2 +- hw/arm/smmuv3.c | 17 +- hw/arm/virt.c | 2 +- hw/arm/xlnx-versal-virt.c | 1 - hw/core/meson.build | 1 + hw/{arm => core}/sysbus-fdt.c | 2 +- hw/riscv/Kconfig | 2 + hw/riscv/microchip_pfsoc.c | 2 +- hw/riscv/sifive_u.c | 2 +- hw/riscv/spike.c | 7 +- hw/riscv/virt.c | 319 +++++++++++++++++--------- hw/xen/meson.build | 20 +- include/crypto/sm4.h | 6 + include/hw/arm/smmu-common.h | 1 + include/hw/{arm => core}/sysbus-fdt.h | 0 include/hw/riscv/virt.h | 8 +- include/qemu/config-file.h | 1 - meson.build | 149 ++++++++++-- meson_options.txt | 12 + migration/meson.build | 2 +- qemu-options.hx | 12 +- qga/meson.build | 2 +- scripts/meson-buildoptions.sh | 19 ++ softmmu/vl.c | 20 -- target/arm/cpu.c | 9 + target/arm/cpu64.c | 2 + target/arm/crypto_helper.c | 36 +-- target/arm/debug_helper.c | 10 +- target/arm/helper.c | 8 +- target/arm/internals.h | 12 + target/arm/kvm64.c | 14 +- target/arm/translate-a64.c | 301 ++++++++---------------- target/arm/translate-sve.c | 202 ++++++----------- target/arm/translate.c | 244 +++++++------------- target/i386/ops_sse.h | 20 +- target/riscv/bitmanip_helper.c | 80 +++++++ target/riscv/cpu.c | 58 +++++ target/riscv/cpu.h | 17 ++ target/riscv/cpu_bits.h | 9 + target/riscv/crypto_helper.c | 302 ++++++++++++++++++++++++ target/riscv/csr.c | 118 +++++++++- target/riscv/helper.h | 22 ++ target/riscv/insn32.decode | 97 ++++++-- target/riscv/insn_trans/trans_rvb.c.inc | 116 ++++++++-- target/riscv/insn_trans/trans_rvk.c.inc | 391 ++++++++++++++++++++++++++++++++ target/riscv/meson.build | 3 +- target/riscv/monitor.c | 11 +- target/riscv/op_helper.c | 9 + target/riscv/pmp.h | 8 +- target/riscv/translate.c | 8 + tests/qtest/meson.build | 5 +- ui/meson.build | 24 +- util/error-report.c | 2 +- util/meson.build | 2 +- util/qemu-config.c | 42 ---- 66 files changed, 2195 insertions(+), 1212 deletions(-) create mode 100644 crypto/sm4.c rename hw/{arm => core}/sysbus-fdt.c (99%) create mode 100644 include/crypto/sm4.h rename include/hw/{arm => core}/sysbus-fdt.h (100%) create mode 100644 target/riscv/crypto_helper.c create mode 100644 target/riscv/insn_trans/trans_rvk.c.inc