This is an automated email from the git hooks/post-receive script.

unknown user pushed a change to branch master in repository gcc.

from 873586ebc56 TEST: Fix dump FAIL for RVV (RISCV-V vector) new 6882df700ce Initial support for -mevex512 new 79fb4764434 [PATCH 1/5] Push evex512 target for 512 bit intrins new ba8e3f3a853 [PATCH 2/5] Push evex512 target for 512 bit intrins new 03a8504815d [PATCH 4/5] Push evex512 target for 512 bit intrins new 8108b22f8fc [PATCH 4/5] Push evex512 target for 512 bit intrins new aea8e410555 [PATCH 5/5] Push evex512 target for 512 bit intrins new 8d4b3b320a5 [PATCH 1/5] Add OPTION_MASK_ISA2_EVEX512 for 512 bit builtins new cb8c718cfcc [PATCH 2/5] Add OPTION_MASK_ISA2_EVEX512 for 512 bit builtins new 031e0338516 [PATCH 3/5] Add OPTION_MASK_ISA2_EVEX512 for 512 bit builtins new b74e292cdda [PATCH 4/5] Add OPTION_MASK_ISA2_EVEX512 for 512 bit builtins new c2a282a9b50 [PATCH 5/5] Add OPTION_MASK_ISA2_EVEX512 for 512 bit builtins new aa9bce39f1c Disable zmm register and 512 bit libmvec call when !TARGET_EVEX512 new c1eef66baa8 Support -mevex512 for AVX512F intrins new 1b24890716f Support -mevex512 for AVX512DQ intrins new 8e79b1b45a4 Support -mevex512 for AVX512BW intrins new b54900552aa Support -mevex512 for AVX512{IFMA,VBMI,VNNI,BF16,VPOPCNTDQ, [...] new 43b08ab2fad Support -mevex512 for AVX512FP16 intrins new 85bd47bf4b0 Allow -mno-evex512 usage

The 18 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference.

Summary of changes: gcc/common/config/i386/i386-common.cc | 15 + gcc/config.gcc | 19 +- gcc/config/i386/avx5124fmapsintrin.h | 2 +- gcc/config/i386/avx5124vnniwintrin.h | 2 +- gcc/config/i386/avx512bf16intrin.h | 31 +- gcc/config/i386/avx512bitalgintrin.h | 155 +- ...avx512bitalgintrin.h => avx512bitalgvlintrin.h} | 90 +- gcc/config/i386/avx512bwintrin.h | 291 +- gcc/config/i386/avx512dqintrin.h | 1840 +- gcc/config/i386/avx512erintrin.h | 2 +- gcc/config/i386/avx512fintrin.h | 19663 ++++++++++--------- gcc/config/i386/avx512fp16intrin.h | 8925 ++++----- gcc/config/i386/avx512ifmaintrin.h | 4 +- gcc/config/i386/avx512pfintrin.h | 2 +- gcc/config/i386/avx512vbmi2intrin.h | 4 +- gcc/config/i386/avx512vbmiintrin.h | 4 +- gcc/config/i386/avx512vnniintrin.h | 4 +- gcc/config/i386/avx512vp2intersectintrin.h | 4 +- gcc/config/i386/avx512vpopcntdqintrin.h | 4 +- gcc/config/i386/gfniintrin.h | 76 +- gcc/config/i386/i386-builtin.def | 1312 +- gcc/config/i386/i386-builtins.cc | 96 +- gcc/config/i386/i386-c.cc | 7 +- gcc/config/i386/i386-expand.cc | 18 +- gcc/config/i386/i386-options.cc | 33 +- gcc/config/i386/i386.cc | 168 +- gcc/config/i386/i386.h | 7 +- gcc/config/i386/i386.md | 128 +- gcc/config/i386/i386.opt | 4 + gcc/config/i386/immintrin.h | 2 + gcc/config/i386/predicates.md | 3 +- gcc/config/i386/sse.md | 854 +- gcc/config/i386/vaesintrin.h | 4 +- gcc/config/i386/vpclmulqdqintrin.h | 4 +- gcc/testsuite/gcc.target/i386/noevex512-1.c | 13 + gcc/testsuite/gcc.target/i386/noevex512-2.c | 13 + gcc/testsuite/gcc.target/i386/noevex512-3.c | 13 + gcc/testsuite/gcc.target/i386/pr90096.c | 2 +- 38 files changed, 16996 insertions(+), 16822 deletions(-) copy gcc/config/i386/{avx512bitalgintrin.h => avx512bitalgvlintrin.h} (67%) create mode 100644 gcc/testsuite/gcc.target/i386/noevex512-1.c create mode 100644 gcc/testsuite/gcc.target/i386/noevex512-2.c create mode 100644 gcc/testsuite/gcc.target/i386/noevex512-3.c