This is an automated email from the git hooks/post-receive script.

tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/llvm-master-aarch64-stable-allmodconfig in repository toolchain/ci/llvm-project.

from 2d2cb77e45d [ADT] Implement llvm::bsearch() with std::partition_point() adds 78ee2fbf984 Cleanup: llvm::bsearch -> llvm::partition_point after r364719 adds 706b48251f6 [InstCombine] canonicalize fcmp+select to minnum/maxnum intrinsics adds 135cf982e8e Revert "[GDBRemote] Remove code that flushes GDB remote packets" adds bb0b44deaab Clean up MSVC visualization of LLVM pointer types adds fb133b0aabe Various tweaks to MSVC natvis visualizers adds d1728f89878 [X86] Add MOVHPDrm/MOVLPDrm patterns that use VZEXT_LOAD. adds fc233c9108d [X86] Add some additional load folding tests to vec_int_to_ [...] adds 4ca81a9b994 [X86] Add a DAG combine to replace vector loads feeding a v [...] adds 29fff0797b2 [X86] Improve the type checking fast-isel handling of vecto [...] adds fcda45a9eb8 [X86] Add more load folding tests for vcvt(t)ps2(u)qq showi [...] adds b739b91cd3a [clangd] Make FixIt message be consistent with the clang-ti [...] adds 0384a780549 [libcxx] [test] Add void cast to result of compare_exchange [...] adds 98722691b0b [ARM] WLS/LE Code Generation adds d4097b4a93a [SimpleLoopUnswitch] Implement handling of prof branch_weig [...] adds 9d34f4569b4 [clangd] Show better message when we rename macros. adds d2b6665e339 [DebugInfo] Avoid adding too much indirection to pointer-va [...] adds 0f82f64c832 [NFC][InstCombine] Copy test for omit urem when possible fr [...] adds f55818e3a72 [InstCombine] Omit 'urem' where possible

No new revisions were added by this update.

Summary of changes: clang-tools-extra/clangd/Diagnostics.cpp | 2 + clang-tools-extra/clangd/SourceCode.cpp | 27 + clang-tools-extra/clangd/SourceCode.h | 8 + clang-tools-extra/clangd/XRefs.cpp | 67 +- clang-tools-extra/clangd/index/Symbol.cpp | 4 +- clang-tools-extra/clangd/refactor/Rename.cpp | 43 +- .../clangd/unittests/DiagnosticsTests.cpp | 22 +- clang-tools-extra/clangd/unittests/RenameTests.cpp | 7 + .../clangd/unittests/SourceCodeTests.cpp | 17 + clang/lib/Tooling/Syntax/Tokens.cpp | 8 +- clang/utils/ClangVisualizers/clang.natvis | 54 +- .../atomics.general/replace_failure_order.pass.cpp | 8 +- lld/ELF/DWARF.cpp | 2 +- lld/ELF/InputSection.cpp | 4 +- .../gdb-remote/GDBRemoteCommunicationClient.cpp | 7 + llvm/include/llvm/ADT/STLExtras.h | 9 +- llvm/include/llvm/DebugInfo/DWARF/DWARFUnit.h | 7 +- llvm/include/llvm/IR/DebugInfoMetadata.h | 4 + llvm/lib/Analysis/ProfileSummaryInfo.cpp | 4 +- llvm/lib/CodeGen/ExecutionDomainFix.cpp | 4 +- llvm/lib/CodeGen/GlobalISel/LegalizerInfo.cpp | 9 +- llvm/lib/CodeGen/HardwareLoops.cpp | 1 + llvm/lib/CodeGen/PrologEpilogInserter.cpp | 13 +- llvm/lib/DebugInfo/DWARF/DWARFDebugAranges.cpp | 2 +- llvm/lib/DebugInfo/DWARF/DWARFDebugFrame.cpp | 4 +- llvm/lib/DebugInfo/DWARF/DWARFDebugLoc.cpp | 8 +- llvm/lib/DebugInfo/DWARF/DWARFUnitIndex.cpp | 4 +- llvm/lib/IR/DataLayout.cpp | 4 +- llvm/lib/IR/DebugInfoMetadata.cpp | 21 + llvm/lib/IR/Function.cpp | 5 +- llvm/lib/ProfileData/InstrProf.cpp | 11 +- llvm/lib/Target/ARM/ARMISelDAGToDAG.cpp | 10 + llvm/lib/Target/ARM/ARMISelLowering.cpp | 42 ++ llvm/lib/Target/ARM/ARMISelLowering.h | 2 + llvm/lib/Target/ARM/ARMInstrInfo.td | 8 + llvm/lib/Target/ARM/ARMInstrThumb2.td | 10 +- llvm/lib/Target/ARM/ARMLowOverheadLoops.cpp | 116 ++- llvm/lib/Target/ARM/ARMTargetTransformInfo.cpp | 2 + llvm/lib/Target/X86/X86FastISel.cpp | 21 +- llvm/lib/Target/X86/X86ISelLowering.cpp | 28 + llvm/lib/Target/X86/X86InstrAVX512.td | 22 + llvm/lib/Target/X86/X86InstrFMA3Info.cpp | 4 +- llvm/lib/Target/X86/X86InstrSSE.td | 12 + llvm/lib/TextAPI/MachO/InterfaceFile.cpp | 16 +- .../Transforms/InstCombine/InstCombineCompares.cpp | 24 +- .../Transforms/InstCombine/InstCombineSelect.cpp | 13 + llvm/lib/Transforms/Scalar/MemCpyOptimizer.cpp | 4 +- llvm/lib/Transforms/Scalar/SimpleLoopUnswitch.cpp | 56 +- .../Thumb2/LowOverheadLoops}/cond-mov.mir | 0 .../CodeGen/Thumb2/LowOverheadLoops/loop-guards.ll | 213 ++++++ .../Thumb2/LowOverheadLoops}/massive.mir | 0 .../LowOverheadLoops}/multiblock-massive.mir | 0 .../Thumb2/LowOverheadLoops}/revert-after-call.mir | 0 .../LowOverheadLoops}/revert-after-spill.mir | 0 .../Thumb2/LowOverheadLoops/revert-while.mir | 130 ++++ .../Thumb2/LowOverheadLoops}/size-limit.mir | 0 .../Thumb2/LowOverheadLoops}/switch.mir | 0 .../test/CodeGen/Thumb2/LowOverheadLoops/while.mir | 131 ++++ llvm/test/CodeGen/X86/avx512dqvl-intrinsics.ll | 747 +++++++++++++++++++ .../CodeGen/X86/merge-consecutive-loads-128.ll | 3 +- llvm/test/CodeGen/X86/pr42452.ll | 37 + llvm/test/CodeGen/X86/vec_fp_to_int-widen.ll | 152 ++++ llvm/test/CodeGen/X86/vec_fp_to_int.ll | 152 ++++ llvm/test/CodeGen/X86/vec_int_to_fp-widen.ll | 794 +++++++++++++++++---- llvm/test/CodeGen/X86/vec_int_to_fp.ll | 472 ++++++++---- .../MIR/X86/prolog-epilog-indirection.mir | 130 ++++ llvm/test/Transforms/HardwareLoops/ARM/do-rem.ll | 32 +- .../Transforms/HardwareLoops/ARM/fp-emulation.ll | 23 +- .../test/Transforms/HardwareLoops/ARM/simple-do.ll | 42 +- .../test/Transforms/HardwareLoops/ARM/structure.ll | 95 ++- llvm/test/Transforms/InstCombine/minmax-fp.ll | 20 +- ...ower-of-two-or-zero-when-comparing-with-zero.ll | 166 +++++ .../SimpleLoopUnswitch/basictest-profmd.ll | 34 + .../SimpleLoopUnswitch/trivial-unswitch-profmd.ll | 228 ++++++ llvm/tools/dsymutil/DwarfLinker.cpp | 4 +- llvm/tools/llvm-objdump/llvm-objdump.cpp | 35 +- llvm/unittests/ADT/STLExtrasTest.cpp | 9 +- llvm/utils/LLVMVisualizers/llvm.natvis | 19 +- 78 files changed, 3822 insertions(+), 626 deletions(-) rename llvm/test/{Transforms/HardwareLoops/ARM => CodeGen/Thumb2/LowOverheadLoops} [...] create mode 100644 llvm/test/CodeGen/Thumb2/LowOverheadLoops/loop-guards.ll rename llvm/test/{Transforms/HardwareLoops/ARM => CodeGen/Thumb2/LowOverheadLoops} [...] rename llvm/test/{Transforms/HardwareLoops/ARM => CodeGen/Thumb2/LowOverheadLoops} [...] rename llvm/test/{Transforms/HardwareLoops/ARM => CodeGen/Thumb2/LowOverheadLoops} [...] rename llvm/test/{Transforms/HardwareLoops/ARM => CodeGen/Thumb2/LowOverheadLoops} [...] create mode 100644 llvm/test/CodeGen/Thumb2/LowOverheadLoops/revert-while.mir rename llvm/test/{Transforms/HardwareLoops/ARM => CodeGen/Thumb2/LowOverheadLoops} [...] rename llvm/test/{Transforms/HardwareLoops/ARM => CodeGen/Thumb2/LowOverheadLoops} [...] create mode 100644 llvm/test/CodeGen/Thumb2/LowOverheadLoops/while.mir create mode 100644 llvm/test/CodeGen/X86/pr42452.ll create mode 100644 llvm/test/DebugInfo/MIR/X86/prolog-epilog-indirection.mir create mode 100644 llvm/test/Transforms/InstCombine/omit-urem-of-power-of-two-or-z [...] create mode 100644 llvm/test/Transforms/SimpleLoopUnswitch/basictest-profmd.ll create mode 100644 llvm/test/Transforms/SimpleLoopUnswitch/trivial-unswitch-profmd.ll