This is an automated email from the git hooks/post-receive script.

unknown user pushed a change to branch master in repository llvm.

from 748e859 Revert "[PowerPC] Expand ISEL instruction into if-then-else s [...] new ca24065 [globalisel] Tablegen-erate current Register Bank Information new b1c5112 Fix use-after-free bug in AffectedValueCallbackVH::allUsesRep [...]

The 2 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference.

Summary of changes: include/llvm/Analysis/AssumptionCache.h | 5 +- include/llvm/CodeGen/GlobalISel/RegisterBank.h | 2 +- .../llvm/Target/GlobalISel/RegisterBank.td | 9 +- include/llvm/Target/Target.td | 1 + lib/Analysis/AssumptionCache.cpp | 27 +- lib/CodeGen/GlobalISel/RegisterBank.cpp | 7 +- lib/Target/AArch64/AArch64.td | 1 + lib/Target/AArch64/AArch64GenRegisterBankInfo.def | 209 +++----------- lib/Target/AArch64/AArch64RegisterBankInfo.cpp | 6 +- lib/Target/AArch64/AArch64RegisterBankInfo.h | 29 +- .../Target/AArch64/AArch64RegisterBanks.td | 15 +- lib/Target/AArch64/CMakeLists.txt | 1 + lib/Target/ARM/ARMRegisterBankInfo.cpp | 4 +- .../Target/GlobalISel/RegisterBank.td | 9 +- utils/TableGen/CMakeLists.txt | 1 + utils/TableGen/RegisterBankEmitter.cpp | 309 +++++++++++++++++++++ utils/TableGen/TableGen.cpp | 7 +- utils/TableGen/TableGenBackends.h | 1 + 18 files changed, 425 insertions(+), 218 deletions(-) copy tools/llvm-shlib/libllvm.cpp => include/llvm/Target/GlobalISel/RegisterBank.td (61%) copy bindings/go/llvm/version.go => lib/Target/AArch64/AArch64RegisterBanks.td (50%) copy tools/llvm-shlib/libllvm.cpp => llvm/Target/GlobalISel/RegisterBank.td (61%) create mode 100644 utils/TableGen/RegisterBankEmitter.cpp