This is an automated email from the git hooks/post-receive script.

unknown user pushed a change to branch master in repository llvm.

from 224017fde6a Work around a circular dependency between IR and MC introdu [...] new 9c7e6b20488 [AMDGPU] Constrain the AMDGPU inliner on maximum number of [...] new e9b5b0c8af8 [RISCV] Support Bit-Preserving FP in F/D Extensions

The 2 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference.

Summary of changes: lib/Target/AMDGPU/AMDGPUInline.cpp | 16 +- lib/Target/RISCV/RISCVISelLowering.cpp | 5 + lib/Target/RISCV/RISCVISelLowering.h | 2 + test/CodeGen/AMDGPU/inline-maxbb.ll | 33 ++ .../RISCV/float-bit-preserving-dagcombines.ll | 390 +++++++++++++++++++++ 5 files changed, 445 insertions(+), 1 deletion(-) create mode 100644 test/CodeGen/AMDGPU/inline-maxbb.ll create mode 100644 test/CodeGen/RISCV/float-bit-preserving-dagcombines.ll