This is an automated email from the git hooks/post-receive script.

unknown user pushed a change to branch master in repository llvm.

from 0aacbaa [ARM] CodeGen: Remove AddDefaultPred. NFC. new 8a47810 [CodeGen] Rename MachineInstrBuilder::addOperand. NFC

The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference.

Summary of changes: include/llvm/CodeGen/MachineInstrBuilder.h | 2 +- lib/CodeGen/ImplicitNullChecks.cpp | 2 +- lib/CodeGen/LiveDebugVariables.cpp | 2 +- lib/CodeGen/PatchableFunction.cpp | 2 +- lib/CodeGen/SelectionDAG/FastISel.cpp | 6 +- lib/CodeGen/SelectionDAG/SelectionDAGBuilder.cpp | 2 +- lib/CodeGen/TargetInstrInfo.cpp | 4 +- lib/CodeGen/TargetLoweringBase.cpp | 8 +- lib/CodeGen/TwoAddressInstructionPass.cpp | 2 +- lib/CodeGen/XRayInstrumentation.cpp | 2 +- lib/Target/AArch64/AArch64CallLowering.cpp | 2 +- lib/Target/AArch64/AArch64ConditionOptimizer.cpp | 8 +- lib/Target/AArch64/AArch64ConditionalCompares.cpp | 11 +- lib/Target/AArch64/AArch64ExpandPseudoInsts.cpp | 40 +++-- lib/Target/AArch64/AArch64FrameLowering.cpp | 2 +- lib/Target/AArch64/AArch64InstrInfo.cpp | 4 +- lib/Target/AArch64/AArch64LoadStoreOptimizer.cpp | 22 +-- lib/Target/AMDGPU/R600ISelLowering.cpp | 36 ++--- lib/Target/AMDGPU/SIFixSGPRCopies.cpp | 5 +- lib/Target/AMDGPU/SIISelLowering.cpp | 55 ++++--- lib/Target/AMDGPU/SIInsertSkips.cpp | 4 +- lib/Target/AMDGPU/SIInstrInfo.cpp | 63 ++++---- lib/Target/AMDGPU/SILoadStoreOptimizer.cpp | 42 +++--- lib/Target/AMDGPU/SILowerControlFlow.cpp | 30 ++-- lib/Target/AMDGPU/SILowerI1Copies.cpp | 24 +-- lib/Target/AMDGPU/SIRegisterInfo.cpp | 16 +- lib/Target/AMDGPU/SIShrinkInstructions.cpp | 8 +- lib/Target/ARM/ARMBaseInstrInfo.cpp | 28 ++-- lib/Target/ARM/ARMConstantIslandPass.cpp | 8 +- lib/Target/ARM/ARMExpandPseudoInsts.cpp | 164 ++++++++++----------- lib/Target/ARM/ARMISelLowering.cpp | 24 +-- lib/Target/ARM/ARMLoadStoreOptimizer.cpp | 10 +- lib/Target/ARM/Thumb1FrameLowering.cpp | 4 +- lib/Target/ARM/Thumb2SizeReduction.cpp | 18 +-- lib/Target/AVR/AVRExpandPseudoInsts.cpp | 17 +-- lib/Target/Hexagon/HexagonBitSimplify.cpp | 2 +- lib/Target/Hexagon/HexagonEarlyIfConv.cpp | 4 +- lib/Target/Hexagon/HexagonExpandCondsets.cpp | 8 +- lib/Target/Hexagon/HexagonFixupHwLoops.cpp | 2 +- lib/Target/Hexagon/HexagonFrameLowering.cpp | 5 +- lib/Target/Hexagon/HexagonGenMux.cpp | 6 +- lib/Target/Hexagon/HexagonInstrInfo.cpp | 50 +++---- lib/Target/Hexagon/HexagonOptAddrMode.cpp | 50 +++---- lib/Target/Lanai/LanaiInstrInfo.cpp | 4 +- lib/Target/MSP430/MSP430BranchSelector.cpp | 4 +- lib/Target/Mips/MipsInstrInfo.cpp | 4 +- lib/Target/Mips/MipsSEISelLowering.cpp | 2 +- lib/Target/NVPTX/NVPTXPeephole.cpp | 2 +- lib/Target/PowerPC/PPCInstrInfo.cpp | 16 +- lib/Target/PowerPC/PPCMIPeephole.cpp | 20 +-- lib/Target/PowerPC/PPCVSXCopy.cpp | 4 +- lib/Target/PowerPC/PPCVSXSwapRemoval.cpp | 6 +- lib/Target/SystemZ/SystemZElimCompare.cpp | 20 ++- lib/Target/SystemZ/SystemZISelLowering.cpp | 56 ++++--- lib/Target/SystemZ/SystemZInstrInfo.cpp | 23 +-- lib/Target/SystemZ/SystemZLongBranch.cpp | 22 +-- lib/Target/SystemZ/SystemZShortenInst.cpp | 8 +- lib/Target/WebAssembly/WebAssemblyInstrInfo.cpp | 6 +- .../WebAssembly/WebAssemblyLowerBrUnless.cpp | 2 +- lib/Target/X86/X86CallFrameOptimization.cpp | 9 +- lib/Target/X86/X86ExpandPseudo.cpp | 4 +- lib/Target/X86/X86FixupBWInsts.cpp | 4 +- lib/Target/X86/X86FixupLEAs.cpp | 18 +-- lib/Target/X86/X86ISelLowering.cpp | 82 +++++------ lib/Target/X86/X86InstrBuilder.h | 2 +- lib/Target/X86/X86InstrInfo.cpp | 90 ++++++----- 66 files changed, 604 insertions(+), 608 deletions(-)