This is an automated email from the git hooks/post-receive script.

tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_gnu_cross_check_gcc/master-aarch64 in repository toolchain/ci/gcc.

from 5720c450fab AVX512FP16: Optimize _Float16 reciprocal for div and sqrt adds 9222481ffc6 rs6000: Fix wrong code generation for vec_sel [PR94613] adds 5f9ef1339e9 rs6000: Fold xxsel to vsel since they have same semantics adds 95bb87b2458 hardened conditionals adds e399cde6f9c RISC-V: Handle zi* extension correctly for arch-canonicaliz [...] adds 2dc835cd0b5 RISC-V: Fix wrong predicator for zero_extendsidi2_internal pattern adds b343a29dbcb rs6000: Fix ICE of vect cost related to V1TI [PR102767] adds eed248bb8cc tree-optimization/102949 - fix base object alignment

No new revisions were added by this update.

Summary of changes: gcc/Makefile.in | 1 + .../doc/gnat_rm/security_hardening_features.rst | 40 ++ gcc/common.opt | 8 + gcc/config/riscv/arch-canonicalize | 2 +- gcc/config/riscv/riscv.md | 2 +- gcc/config/rs6000/altivec.md | 84 +++- gcc/config/rs6000/rs6000-call.c | 62 +++ gcc/config/rs6000/rs6000.c | 83 ++-- gcc/config/rs6000/vector.md | 26 +- gcc/config/rs6000/vsx.md | 25 -- gcc/doc/invoke.texi | 19 + gcc/gimple-harden-conditionals.cc | 439 +++++++++++++++++++++ gcc/passes.def | 2 + gcc/testsuite/c-c++-common/torture/harden-comp.c | 14 + gcc/testsuite/c-c++-common/torture/harden-cond.c | 18 + gcc/testsuite/gcc.target/powerpc/builtins-1.c | 2 +- .../gcc.target/powerpc/ppc-fortran/pr102767.f90 | 21 + gcc/testsuite/gcc.target/powerpc/pr94613.c | 47 +++ gcc/tree-pass.h | 3 + gcc/tree-vect-stmts.c | 8 +- 20 files changed, 799 insertions(+), 107 deletions(-) create mode 100644 gcc/gimple-harden-conditionals.cc create mode 100644 gcc/testsuite/c-c++-common/torture/harden-comp.c create mode 100644 gcc/testsuite/c-c++-common/torture/harden-cond.c create mode 100644 gcc/testsuite/gcc.target/powerpc/ppc-fortran/pr102767.f90 create mode 100644 gcc/testsuite/gcc.target/powerpc/pr94613.c