This is an automated email from the git hooks/post-receive script.

tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/llvm-release-aarch64-mainline-allyesconfig in repository toolchain/ci/llvm-project.

from 0fbe860711be [Clang][Fortify] drop inline decls when redeclared adds b83c4a2dc0fb [x86] Fix infinite loop inside DAG combiner with lzcnt feature. adds 9a3e81e1f91f [InstCombine] canonicalize select with signbit test adds e7a9fd4f57d6 [LV] Add test case for PR54427. adds 0d2efbb8b82c [LV] Always use add to add scalar iv and (startidx + step) [...] adds ebf29ba9f0a3 [LV] Remove stray debug dump added in 0d2efbb8b82c. adds 324127d8da95 [libcxx] Add some missing xlocale wrapper functions for OpenBSD adds dc30b0d3320d [ELF] --emit-relocs: fix missing STT_SECTION when the firs [...] adds 50c6ba751fa2 [RISCV] Only try LUI+SH*ADD+ADDI for int materialization i [...] adds 58d5fbe2c20b [llvm-mt] Add support /notify_update adds 21ce6cfd1d93 [RISCV] Add tests showing incorrect BUILD_VECTOR lowering adds 9efcce92b55b [RISCV] Fix lowering of BUILD_VECTORs as VID sequences adds e19be4195b87 [RISCV] Add another test showing incorrect BUILD_VECTOR lowering adds 1f4c7b2a9120 [RISCV] Don't emit fractional VIDs with negative steps new a36801750327 [asan] Always skip first object from dl_iterate_phdr new 0e27d08cdeb3 [RISCV] Fix crash for section alignment with .option norvc

The 2 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference.

Summary of changes: compiler-rt/lib/asan/asan_linux.cpp | 30 ++++---- libcxx/include/__support/openbsd/xlocale.h | 20 ++++++ lld/ELF/Writer.cpp | 41 ++++++----- lld/test/ELF/emit-relocs-synthetic.s | 54 +++++++++++++++ .../Target/RISCV/MCTargetDesc/RISCVAsmBackend.cpp | 8 ++- llvm/lib/Target/RISCV/MCTargetDesc/RISCVMatInt.cpp | 54 ++++++++------- llvm/lib/Target/RISCV/RISCVISelLowering.cpp | 71 ++++++++++--------- llvm/lib/Target/X86/X86ISelLowering.cpp | 21 +++--- .../Transforms/InstCombine/InstCombineSelect.cpp | 17 +++++ llvm/lib/Transforms/Vectorize/LoopVectorize.cpp | 15 ++-- llvm/test/CodeGen/RISCV/imm.ll | 36 ++++++++++ .../RISCV/rvv/fixed-vectors-int-buildvec.ll | 37 ++++++++++ llvm/test/CodeGen/X86/lzcnt-zext-cmp.ll | 34 +++++++++ llvm/test/MC/RISCV/align-option-relax.s | 8 +++ llvm/test/MC/RISCV/align.s | 8 +++ llvm/test/Transforms/InstCombine/ashr-lshr.ll | 80 +++++++++++----------- llvm/test/Transforms/InstCombine/logical-select.ll | 4 +- .../Transforms/InstCombine/truncating-saturate.ll | 4 +- .../LoopVectorize/induction-unroll-novec.ll | 46 +++++++++++++ llvm/test/tools/llvm-mt/notify_update.test | 16 +++++ llvm/tools/llvm-mt/Opts.td | 2 +- llvm/tools/llvm-mt/llvm-mt.cpp | 25 ++++++- 22 files changed, 469 insertions(+), 162 deletions(-) create mode 100644 lld/test/ELF/emit-relocs-synthetic.s create mode 100644 llvm/test/MC/RISCV/align-option-relax.s create mode 100644 llvm/test/Transforms/LoopVectorize/induction-unroll-novec.ll create mode 100644 llvm/test/tools/llvm-mt/notify_update.test