This is an automated email from the git hooks/post-receive script.

tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_bmk_llvm_tx1/llvm-master-aarch64-spec2k6-O2_LTO in repository toolchain/ci/llvm-project.

from a2f2dfde48ac [clang-fuzzer] Add a tiny tool to generate a fuzzing dicti [...] adds 167bbfcb9d70 [mlir] Refactoring dialect and test code to use parseComma [...] adds cd99227c7876 [Docs] Added my office hours. adds 9dc4ced204d1 [SLP]Try partial store vectorization if supported by target. adds 431b23d20d5c [opt] Error on `opt -O# --foo-pass` adds b2206d1de3d3 [SystemZ] Fix argument type of tdc instruction. adds 3f64f0328941 [CodeGen] Clarify the semantics of ADDCARRY/SUBCARRY adds ac7747ef281c [lldb/test] Append CXXFLAGS_EXTRAS last in Makefile.rules adds a49d5e976e6d [lldb/test] Remove superfluous -std=c++11 from tests adds 057863a9bc31 [mlir] Fix build & test of mlir python bindings on Windows adds d08e5d4cc66a Make lsan TestCases more consistent adds f5d054cdc12e Modify DXILPrepare to emit no-op bitcasts adds a6b399ad79cf [PassManager] Implement DOTGraphTraitsViewer under NPM adds 6b3b87376bfe [polly] migrate -polly-show to the new pass manager adds 588ffdaf376a [polly] Fix compiler warning. NFC. adds 266ea446ab74 Revert "Recommit "[VPlan] Remove uneeded needsVectorIV check."" adds 09fc685ce680 [mlir][nvvm] Add attribute to nvvm.cpAsyncOp to control l1 bypass adds 2f31b4b10a1a [flang][runtime] Fix input of NAN(...) on non-fast path adds cea8b8a72d87 [flang][runtime] Don't pad CHARACTER input at end of recor [...] adds fb9ec95cf0c2 [flang][runtime] Enforce restrictions on unlimited format [...] adds 28b5e99a4c84 [flang][runtime] (G0) for CHARACTER means (A), not (A0) adds 72831a592edf [flang][runtime] BACKSPACE after non-advancing I/O adds cce80bd8b74d [SLP]Adjust assertion check for scalars in several inserte [...] adds 460fc79a080b [flang] Fold intrinsic inquiry functions SAME_TYPE_AS() an [...] adds 4212ef8a0e5c Revert "[SLP]Further improvement of the cost model for sca [...] adds 1cff71b975bf [flang] Fold intrinsic functions SPACING() and RRSPACING() adds e61baceedb91 [polly] Load NPM pass plugin for NPM test. adds b77d16f7f392 [HWASan] deflake hwasan_symbolize test adds 18dd123c5675 [flang] Operands of SIGN() need not have same kind adds 9641b9be9dfc [Inliner] Preserve !prof metadata when converting call to invoke. adds 85fdbc1569f5 [flang] Correct folding of SPREAD() for higher ranks adds 867cd5007d11 [mlir-LSP] Ensure existing documents are process synchronously adds 42915e2be231 [gn build] (manually) port a2f2dfde48ac (clang-fuzzer-dictionary) adds be768164a783 [flang] Refine handling of short character actual arguments adds 67d0bc27c0fd [mlir][doc] Move documentation of extensible dialects adds b8d1776fc58d [trace][intelpt] Support system-wide tracing [2] - Add a d [...] adds 7b73de9ec2b1 [trace][intelpt] Support system-wide tracing [3] - Refacto [...] adds ee0e00b1983e [gn build] Port 7b73de9ec2b1 adds 879a47a55ffb Add the ability to debug through an exec into ld adds a054c882053e [flang] Ensure that structure constructors fold parameter [...] adds b554c643c5bc [polly] Fix type in function name. NFC. adds 6f14dbedd942 [flang] Fix to UnwrapConvertedExpr() adds 948d0b340b86 [flang] Correct actual/dummy procedure compatibility for A [...] adds 59fea9380dae [AArch64] Remove ADDC, ADDE, SUBC, SUBE support, use the C [...] adds 45ac2c730bc4 [flang] Allow PDTs with LEN parameters in REDUCE() adds 78a166b47beb [flang] Allow NULL() actual argument for optional dummy procedure adds dcd69d82baad [AMDGPU] Generate checks in llvm.amdgcn.softwqm.ll adds 78ab7adbd39e [AMDGPU] Pre-commit test for D124981. NFC. adds 3382edf9b96c [flang] Allow implicit declaration of DATA objects in inne [...] adds 5d5d2a0b197f [flang] Refine error checking in specification expressions adds eef76f9821b8 [flang] Reverse a reversed type compatibility check adds c35ad9ee4f21 [mlgo] Support exposing more features than those supported [...] adds 62f7dc7c037c Add x86 to REQUIRES line in test as suggested in https://r [...] adds f6d476989448 [gn build] Port 059e03476cbb adds 8594b051fb40 [flang] Accept POINTER followed by INTERFACE adds debd9bf3f019 [NFC] follow up code cleanup after D123837 adds 8c407f4a1121 [flang] Allow ENTRY function result symbol usage before the ENTRY adds eccf5efeccfa [RISCV][NFC] Add 'rv32izvfh' invalid arch test adds 88c336d8eff0 [clang][Driver] Add more tests for riscv adds 1284ce917b5a [NFC] Modify the comment to reflect the changes in decoder adds 784a5bccfd2b [mlir] Fix python bindings build on Windows in Debug adds 96345f773cfe [IRSim] Remove early check from similarity matching such t [...] adds 909a2e3c8822 [lldb] Fix 7b73de9ec2b19df040c919d3004dfbead9b6ac59 adds c4172c751a39 [lldb] Fix 7b73de9ec2b19df040c919d3004dfbead9b6ac59 adds ebc25292060d [ELF] Move InputSectionBase::rawData member [NFC] adds b6bb9e7d61fd [lldb] Fix 7b73de9ec2b19df040c919d3004dfbead9b6ac59 adds 39e63bd2d848 [IR][CostModel] A scalable vector shuffle can't be an iden [...] adds 9d2dd6d76223 [NFC][lldb][trace] Use uint64_t when decoding and enconding json adds 04cb01cf102a [flang][OpenMP] Lowering for task construct adds beeed0994eff [Coroutines] Use PassManager instead of Legacy PassManager [...] adds 285b39a31ec6 Revert "[NFC][lldb][trace] Use uint64_t when decoding and [...] adds 1daf35f47cb1 [Test] One more test to prevent crash in SLP vectorizer adds 00916f700820 Revert "[Test] One more test to prevent crash in SLP vectorizer" adds fb148057c548 Return "[Test] One more test to prevent crash in SLP vectorizer" adds bf1b81d076f8 [libcxxabi] [cmake] Fix a mismatched variable name adds 3d888b0491f8 [Docs] Clarify CLANG_ENABLE_OPAQUE_POINTERS behavior (NFC) adds c4fa05f5f778 [analyzer] Indicate if a parent state is infeasible adds 1c1c1e25f94f [analyzer] Implement assume in terms of assumeDual adds 34ac048aef29 [analyzer] Replace adjacent assumeInBound calls to assumeI [...] adds 03ab30686dc4 [MLIR] Split off MLIRExecutionEngineUtils to fix libMLIR.s [...] adds ddfc84e63494 [fuzzer] Reduce size of large.test adds 3b3ff24037e4 [RISCV] Add more tests for vector reduce mask operations adds 17a8a1bb7126 [RISCV][SelectionDAG] Support VECREDUCE_ADD mask operation adds 21feafaeb85a [analyzer] Attempt to fix test infeasible-crash.c adds f14a1f26ade3 Revert "[RISCV][SelectionDAG] Support VECREDUCE_ADD mask o [...] adds d222bab6720a [InstCombine] Handle GEP scalar/vector base mismatch (PR55363) adds 02d684523486 [NFC] [Coroutines] Remove EnableReuseStorageInFrame option adds c077510bb195 [InstSimplify] Handle unknown function context in pointer [...] adds ff20ee32d82d [LoopVectorize] Remove incorrect nuw flag from test (NFC) adds 0b2e7a7c72c7 [RISCV][NFC] Remove else after continue adds 64c85742099d [mlir] Remove unused using declaration (NFC) adds be895d5768d5 [pseudo] Add benchmarks for pseudoparser. adds f635e6370951 [Sema][SVE] Move/simplify Sema testing for SVE ACLE builtins adds 131e6636f23c [Sema][SVE2] Move/simplify Sema testing for SVE2 ACLE builtins adds 38bb46523f87 GlobalISel: Trivial documentation and comment fixes adds 3898759538c0 [IndVarSimplify] Regenerate test checks (NFC) adds c40f4f2880f5 [SLP][NFC]Add a test for improved shuffles in buildvector [...] adds 0eafef117117 [SCEVExpander] Remove handling for mixed int/pointer min/m [...] adds ead7a5fc0436 [libc++abi] Reword uncaught exception termination message adds 009f6ce0ef1b [GVNSink] Make GVNSink resistant against self referencing [...] adds 6c2a01ce3a82 AMDGPU/SDAG: Refine the fold to v_mad_[iu]64_[iu]32 adds 0c1000cbd6d2 [NFC][PowerPC] Add 32-bit AIX RUN lines to test cases. adds ad3b358180e8 [MLIR Parser] Improve QoI for "expected token" errors adds 9e50168be444 [flang] Fold real-valued DIM() adds 00a3c9f2a46a [Frontend] Flip default of CreateInvocationOptions::ProbeP [...] adds f1f05a91cacb [MLIR][AMDGPU] Add AMDGPU dialect, wrappers around raw buf [...] adds 93a8225da1f9 [CodeGen] Use ABI alignment for C++ new expressions adds 53ff0daa7e9d [mlir] Fail early if AnalysisState::getBuffer() returns failure adds 671afac89dec [libc++abi][NFC] Fix typo in comment adds 71728360ada3 [flang] Fold real-valued MODULO() and MOD() adds ca75ac5f04f2 Diagnose unreachable generic selection associations adds 88f04bdbd861 [AMDGPU][GFX10] Support base+soffset+offset SMEM loads. adds c813516ef809 [InstCombine] Add additional freeze tests (NFC) adds 940871dd289c [flang] Enforce limit on rank + corank adds 7b362ddda9ca [SCCP] Preserve Name when converting SExt->ZExt. adds 4b36d9bde7ac [CVP] Preserve exact name when converting sext->zext and a [...] adds 442c351b2bb1 Revert "[AArch64] Generate AND in place of CSEL for predic [...] adds 8200e1253f6f [libc++][ranges] Implement `views::drop`. adds 814b60509599 [mlir][AMDGPU] Add AMDGPU conversion patterns to ConvertGP [...] adds 7fe0630fcb6d [RISCV] 'K'-extension ordering adds 1a02519bc504 [OpenMP] Add mangling support for linear modifiers (ref,uval,val) adds 3137ca80b9ef [clangd] Support for standard inlayHint protocol adds 75e50f70c6fd Use update_llc_test_checks for the switch.ll test; add new test adds cd19af74c031 Avoid 8 and 16bit switch conditions on x86 adds f0ea9c9cec7f CodeGenPrepare: Replace constant PHI arguments with switch [...] adds ce583b14b2ec [utils] Avoid hardcoding metadata ids in update_cc_test_checks adds 045665423e6e [OpenMP] Fix embedding offload code when there is no offlo [...] adds aca33294de9a [InstCombine] add tests for shuffles with FP<->int cast op [...] adds 0353c2c996c5 [InstCombine] fold shuffles with FP<->Int cast operands adds afc9d674fe5a [CUDA][HIP] support __noinline__ as keyword adds 82c5e302f9e6 [llvm-ml] Implement support for MASM's extern directive adds 567fd523bf53 [mlir][SCF] Add utility method to add new yield values to a loop. adds 1f23211cb1ee [mlir][SCF] Retire `cloneWithNewYields` helper function. adds 180a8536cec8 Fix indentation in ReleaseNotes.rst adds 17a73992dd8b [AArch64] Remove redundant f{min,max}nm intrinsics. adds 7e0802aeb5b9 [BasicAA] Fix order in which we pass MemoryLocations to alias() adds 3ff8ee2447ec [NFC] Fix typo adds 508d2b4e13c0 [NFC]Add Missing Break in switch that we didn't notice bec [...] adds d84ca05ef7f8 Enhance peephole optimization. adds b6572ad50475 [NFC] Add missing 'break' in a switch case adds f822db7670d4 [AMDGPU] Allow for MFMA Inst Clustering adds a308a5572024 [clang-tidy] Fix unintended change left in 12cb540529e adds 3bf643eb12c5 Update test for changes in f0ea9c9cec7f7b632ef7894ff7b3859 [...] adds 63865e1fce62 Add the "sent break" message to the "gdb-remote packets" channel adds eadeabbe10f5 [NFC] Replace not-null and not-isa check with a not-isa_an [...] adds 035aee725c9a [SLP][NFC] Precommit a lit test for a followup patch that [...] adds 1555c41abb22 Revert "Enhance peephole optimization." adds 0376c0f27139 Revert "[utils] Avoid hardcoding metadata ids in update_cc [...] adds 3ffb08844cc4 Remove unused variable (fix -Werror build on MSVC) adds a0f3ef42b010 [gn build] Port f822db7670d4 adds 0dbaef61b56f [OpenMP] Fix mangling for linear modifiers with variable stride adds 413052310add [riscv] Minor style cleanup so that code more obviously ma [...] adds 7731935ffc96 [riscv] Consolidate logic for SEW/VL operand offset calcul [...] adds 71bcead98b2e [SLP] Make reordering aware of external vectorizable scala [...] adds 15bcc36eede1 [mlir][gpu] Move async copy ops to NVGPU and add caching hints adds 96e642652b9b [mlir] Print some message for op-printing verification adds fc58d7a3261d [Peephole-opt][X86] Enhance peephole opt to see through SU [...] adds 6baaad740a5a [Bitcode] Include indirect users of BlockAddresses in bitcode adds c167c0a4dcdb [BuildLibCalls] infer inreg param attrs from NumRegisterPa [...] adds 2cd95504df57 [flang] Allow local variables and function result inquirie [...] adds be17d18ae8e4 [HWASan] deflake hwasan_symbolize test more. adds de67bc8edb81 [HWASan symbolize] Write error to stderr. adds 8a63326150ee [BPF] Mark FI_ri as isPseudo to avoid assertion during dis [...] adds 256a18997e41 [BPF] Add a test for making FI_ri as isPseudo adds 289236d597a2 [PowerPC] Fix PPCISD::STBRX selection issue on A2 adds 8bef5476de3e [NFC] Run clang-format on llvm/lib/Target/X86/X86InstroInfo.cpp adds 2ea8f203cd9a [CodeGen] Fix ConvertNodeToLibcall for STRICT_FPOWI adds da823382d29d [Transform][Utils][NFC] Clean up CtorUtils.cpp adds 852f3d998787 Revert "[NFC] Run clang-format on llvm/lib/Target/X86/X86I [...] adds cb22cb2691d0 [X86] Fix 80 column violation in X86InstrInfo.cpp. NFC adds d4609ae47d16 [flang] Change "bad kind" messages in the runtime to "not [...] adds 2509dcd58a0a [RISCV] Add rvv codegen support for vp.fpext. adds 4537aae0d57e [RISCV] Make PseudoReadVL have the vtypes of the correspon [...] adds 85285be9c37a [DirectX backend] Add pass to lower llvm intrinsic into dx [...] adds e451d552348b [ORC] Fix sorting of contructors by priority adds 764a7f486472 [TypePromotion] Format Type Promotion. NFC adds 34b6f206cbab [AsmParser] Improve error recovery again. adds c1d48b35d88a [SelectionDAG][VP] Rename VP sext/zext/trunc ISD opcodes adds 5feeceddb2b5 [TypePromotion] Fix sext vs zext in promoted constant adds 36c3a9692ecb [InstCombine] Add additional freeze tests (NFC) adds c1bb4a881efe [SCEVExpander] Deduplicate min/max expansion code (NFC) adds ba7b6f46b37b [docs][pp-trace] Remove FileNotFound callback adds b4a5340be558 [IndVarSimplify] Regenerate test checks (NFC) adds c2d40f1dfb64 [BOLT] Add icp-inline option adds e79c1962b9d7 [LV] Add opaque pointer test for #55375. adds 635b7522112a [VPlan] VPInterleaveRecipe only uses first lane if op not stored. adds 4a58eb9e4e52 [BOLT][TEST] Remove -gdwarf-4 override from %cflags adds 786c721c2bbd Add extension diagnostic for linemarker directives adds c7ba568f40b2 Fix test; we now expect a pedantic warning adds 0035f7154c2a [CUDA] Create offloading entries when using the new driver adds e7858a9fab8c [Cuda] Add initial support for wrapping CUDA images in the [...] adds f49d576a882d [CUDA] Add wrapper code generation for registering CUDA images adds 874b802a6de1 [RISCV][NFC] Move variable down closer to its first use adds 27c7e922fe61 [RISCV][NFC] Rename variable to appease code style adds dab5e10ea5db [clang-format] fix nested angle brackets parse inside conc [...] adds 06a98328fc7b [ASTMatchers][NFC] Fix name of matcher in docs and add a m [...] adds 400587ba0c8b [InstCombine] improve auto-generated test checks by matchi [...] adds f5d45d70a511 [SLP]Further improvement of the cost model for scalars use [...] adds 75bb815231f6 [AArch64][SVE] Add aarch64_sve_pcs attribute to Clang adds 26eb04268f4c [Clang] Introduce clang-offload-packager tool to bundle de [...] adds 53342c6bcfc6 [gn build] (manually) port 26eb04268f4c (clang-offload-packager) adds c631e33f316d [runtimes] Print the testing configuration in use in libun [...] adds 248e113e9f6e [mlir][bufferize][NFC] Move helper functions to Bufferizat [...] adds cc0283a6358b [riscv] Prefer to use previous VL for scalar move instructionsK adds 6001bfcedc31 [InstCombine] Freeze other uses of frozen value adds b049eb1fec92 [RISCV] Remove some TODOs in tests adds 18ed279a3a4a [AMDGPU] gfx11 subtarget features & early tests adds 301fe084bff3 [ConstraintElimination] Add test where ssub result is not used. adds a0a406b2577b [AMDGPU] gfx11 Decode wider instructions. NFC adds 0c7f7f1b01e1 [DirectX backend] Add pass to emit dxil metadata. adds e6635377e56e [NFC] Change comment number in aarch64 isel adds de9ad98d2d63 Fix endless loop in optimizePhiConst with integer constant [...] adds 65860a9f5db1 Fix the Clang sphinx build adds 6b6e796b7462 [Bazel] Add support for s390x build target adds f933c896d1ab [OpenMP] Add a check for alignment in the offload packager adds 8cb7a873ab85 [BOLT][NFC] Add MCPlus::primeOperands iterator_range adds d428f09b2c9d [InstCombine] freeze operand in urem expansion adds 3a26596af361 [flang] Fold complex component references adds 0cc607345fa5 [mlgo] Fix test adds d9c1d3cbcb97 [clang][AIX] Don't ignore XCOFF visibility by default adds 987362342597 [riscv] Add tests for vsetvli reuse across iterations of a loop adds d80d812df0c8 [flang] Fix check for assumed-size arguments to SHAPE() & al. adds f37e6faf523d [gn build] Use llvm-ar when clang_base_path is specified adds 72925d98bf92 [riscv] Canonicalize vsetvli (vsetvli avl, vtype1) vtype2 [...] adds 078174278574 [RISCV] Add a DAG combine to pre-promote (i32 (and (srl X, [...] adds 5fdfcf489264 [InstCombine] update auto-generated CHECK lines in test file; NFC adds 99ef341ce943 [InstCombine] freeze operand in sdiv expansion adds 0ebb02b90a47 [RISCV] Override TargetLowering::shouldProduceAndByConstBy [...] adds 09f48c6b80a4 [RISCV] Move implementation of getVLOpNum and getSEWOpNum [...] adds 4dae38ebfba0 [HLSL] add -D option for dxc mode. adds 84db35594953 [clang] Fix KEYALL adds f499ec6b3d13 [RISCV] Add caching to the gather/scatter to strided load/ [...] adds 3ca6328637b3 [clang][ppc] Creating Seperate Install Target for PPC htm Headers adds 2ac3cd20cacd [TableGen] Remove the use of global Record state adds 5a9a438a5467 [TableGen] Refactor TableGenParseFile to no longer use a callback adds ca81c0f8fca4 [test, riscv] Add test illustrating missing handling for f [...] adds edbf390d10b8 [CodeGenPrepare] Use const reference to avoid unnecessary [...] adds 08f68dfef610 [libc++] Add a few more debug wrapper functions adds c095440cafb2 [libc++] Remove __invalidate_all_iterators and replace the [...] adds 86445e8c63c7 [AsmParser] Adopt emitWrongTokenError more, improving QoI adds 411b9b8153ee [GVN] Add test case for memdep invalidation bug. adds 5c7ec998a916 [RISCV] Fold addiw from (add X, (addiw (lui C1, C2))) into [...] adds ed242b54c9c2 [RISCV] Enable subregister liveness tracking for RVV. adds 4c4c5511d326 [riscv] Add a bunch of tests exploring switch lowering adds 1911843c3126 [ConstraintElimination] Add extra tests for different overflows. adds 2db700215a2e [AMDGPU] Add llvm.amdgcn.sched.barrier intrinsic adds 42a1fb5ca56c [LinkerWrapper][Fix} Fix bad alignment from extracted arch [...] adds 6055837f6d29 Revert "[HLSL] add -D option for dxc mode." adds 772b0c44a429 [OpenMP] Fix mangling for linear parameters with negative stride adds 6398f3f2e904 [clang] Add the flag -ffile-reproducible adds 52af5df8aef7 [Driver][test] run one test in darwin-dsymutil.c for Darwin only adds 8016a0e5a56b Explicitly add -target for Windows builds in file_test_windows.c adds c2a7904aba46 Revert "[SLP] Make reordering aware of external vectorizab [...] adds ba1c70c69db8 [MIPS] Remove an incorrect microMIPS instruction alias adds 91d5bfdb7996 Add "indexedVariables" to variables with lots of children. adds d63c5a38fe0d [BOLT][NFC] Use BitVector::set_bits adds 0950d4060cd9 Recommit "[SLP] Make reordering aware of external vectoriz [...] adds d64bad8ff126 [lld/macho] Fixes the -ObjC flag adds 9519dacab7b8 Revert "[NFC][tests][AIX] XFAIL test for lack of visibilit [...] adds 24532d05f8da [LoongArch] Check msb is not less than lsb for the bstr{in [...] adds a4b227c28aba [mlir] Fix loop unrolling: properly replace the arguments [...] adds 995d38925b81 [RISCV][NFC] Simplify tests by reorganizing check prefixes adds 9176096c869d [LegalizeVectorTypes] Enable WidenVecRes_SETCC work for sc [...] adds 50f5cef39140 [BPF] Implement mod operation adds bb353df589b8 [Bitcode] Simplify code after FUNC_CODE_BLOCKADDR_USERS ch [...] adds f156b51aecc6 [LLVM][Casting.h] Update dyn_cast machinery to provide mor [...] adds bc22b5c9a2f7 [MLIR][Operation] Simplify Operation casting, NFC adds 19906262c9cc [mlir] (NFC) Use assembly format for test.graph_region adds 0ffef0c23b51 [mlir][ods] (NFC) don't use std::function for map_range adds 8be7e6f56ac0 [mlir][Linalg] Combine canonicalizers that deal with remov [...] adds 1155c1fe6589 [mlir:Parser] Emit a better diagnostic when a custom opera [...] adds 52328dafda13 silence new -Wunused-result warnings in test adds e845f899e607 Add an error message to the default SIGPIPE handler adds 698fda0e3ecc [AMDGPU] Remove pre-committed test for D124981. NFC. adds 011f1b1c1ffb [mlir][bufferize] Add helpers for templatized DENY filters adds 7b53a45e14ad Revert "Add an error message to the default SIGPIPE handler" adds 2fe40c34eaea [mlir][bufferize] Fix op filter adds 82ea0d8b8248 [mlir][bufferize] Support alloc hoisting across function b [...] adds cb67b2ccc4eb [AMDGPU][GFX10] Support base+soffset+offset SMEM stores. adds f02716a80633 [MLIR] Fix build without native arch adds bf5fc0d603df [AMDGPU][NFC] Remove unused function. adds 70c463efc8df [mlir][NFC] Fix `GpuKernelOutliningPass` copy constructor [...] adds 7b22cf12ef9f [Intrinsics] Fix `nvvm_prmt` intrinsic attributes adds 2a40cc532bca [Test] Regenerate checks using auto-update (work around PR55365) adds 27dad99622bb [mlir][LLVM] Make the nested type restriction on complex c [...] adds ca6cbbe8d0ca [bazel] Add support for configuring the bazel build for PPC adds 50f846d63443 [FastISel] Add some debug output (NFC) adds b6d8c84f2810 [clang-format] Don't remove braces if a 1-statement body w [...] adds 303638248ab1 [mlir][linalg] Add lowering of named ops on complex numbers adds 490cd14fe6ff [MC] [Win64EH] Simplify code using WinEH::Instruction::ope [...] adds 2d8ce08b0973 [AArch64] Stop creating unnecessary label MCSymbols for ea [...] adds 28a0b94d2221 Rename and fix ValueMap::resize to reserve adds a1545f51a9ef Warn if using `elifdef` & `elifndef` in not C2x & C++2b mode adds d02f10d96d45 [mlir][vector] Add lowering pattern for vector.warp_execut [...] adds 14742443a258 Reland "[analyzer] Canonicalize SymIntExpr so the RHS is p [...] adds 44d85259d018 [AArch64] Preserve chain when lowering fixed length load t [...] adds 40d3a0ba4d9e [openmp] Fix strict aliasing issue in cmpxchg routine adds 646e502de0d8 [clang] add -fmodule-file-home-is-cwd adds f11056943e56 [clang] serialize SUBMODULE_TOPHEADER relative to BaseDirectory adds ee51e9795a31 [clang] serialize ORIGINAL_PCH_DIR relative to BaseDirectory adds 098afdb0a0f9 [ArgPromotion] Make a non-byval promotion attempt first adds a975472fa697 [DebugInfo][InstrRef] Describe value sizes when spilt to stack adds 1106bc208c66 [CodeGen][NFC] Move some comments from the end of lines to [...] adds 6822ed035f18 Fixes a performance problem with lowering of forall loops [...] adds f21896f2c6dc [DenseElementAttr] Simplify the public API for creating these. adds 3cce374ee663 Various improvements suggested by river NFC. adds 9766fed9c10e [DeadArgElim] Re-apply: Set unused arguments for internal [...] adds 434385ba4104 [DenseElementAttr] Silence warning in -DNDEBUG builds. NFC. adds 39328a658181 [libcxx] Switch __cxx_contention_t to int32_t on 32 bit AIX adds 0f292141aadb [clang]Silence warning in MicrosoftCXXABI.cpp adds 40e965451151 [RISCV] Use tail agnostic policy when selecting riscv_fma_ [...] adds cec249c60dad [TypePromotion] Promote undef by converting to 0. adds 23191a4ffee9 [CSSPGO][llvm-profgen] Do not duplicate context profiles i [...]

No new revisions were added by this update.

Summary of changes: bolt/include/bolt/Core/MCPlus.h | 13 + bolt/include/bolt/Passes/ReorderUtils.h | 6 +- bolt/lib/Core/BinaryFunction.cpp | 4 +- bolt/lib/Passes/AllocCombiner.cpp | 4 +- bolt/lib/Passes/AsmDump.cpp | 4 +- bolt/lib/Passes/DataflowAnalysis.cpp | 8 +- bolt/lib/Passes/IndirectCallPromotion.cpp | 19 + bolt/lib/Passes/RegReAssign.cpp | 13 +- bolt/lib/Passes/ShrinkWrapping.cpp | 10 +- bolt/lib/Passes/StokeInfo.cpp | 4 +- bolt/lib/Target/AArch64/AArch64MCPlusBuilder.cpp | 11 +- bolt/lib/Target/X86/X86MCPlusBuilder.cpp | 3 +- bolt/test/AArch64/asm-func-debug.test | 2 +- bolt/test/X86/asm-func-debug.test | 2 +- bolt/test/lit.cfg.py | 4 +- .../readability/SuspiciousCallArgumentCheck.cpp | 1 - clang-tools-extra/clangd/ClangdLSPServer.cpp | 42 +- clang-tools-extra/clangd/ClangdLSPServer.h | 4 +- clang-tools-extra/clangd/InlayHints.cpp | 20 +- clang-tools-extra/clangd/Protocol.cpp | 43 +- clang-tools-extra/clangd/Protocol.h | 78 +- .../clangd/test/initialize-params.test | 1 + clang-tools-extra/clangd/test/inlayHints.test | 23 + .../clangd/unittests/InlayHintTests.cpp | 18 +- clang-tools-extra/docs/pp-trace.rst | 21 - clang-tools-extra/pseudo/CMakeLists.txt | 1 + clang-tools-extra/pseudo/benchmarks/Benchmark.cpp | 139 + clang-tools-extra/pseudo/benchmarks/CMakeLists.txt | 7 + clang/docs/ClangOffloadPackager.rst | 72 + clang/docs/LibASTMatchersReference.html | 2 +- clang/docs/ReleaseNotes.rst | 31 +- clang/docs/index.rst | 1 + clang/include/clang-c/Index.h | 1 + clang/include/clang/ASTMatchers/ASTMatchers.h | 2 +- clang/include/clang/Basic/Attr.td | 10 +- clang/include/clang/Basic/AttrDocs.td | 30 + clang/include/clang/Basic/BuiltinsAMDGPU.def | 1 + clang/include/clang/Basic/CodeGenOptions.h | 8 +- clang/include/clang/Basic/DiagnosticGroups.td | 7 +- clang/include/clang/Basic/DiagnosticLexKinds.td | 21 + clang/include/clang/Basic/DiagnosticSemaKinds.td | 4 + clang/include/clang/Basic/Features.def | 3 + clang/include/clang/Basic/LangOptions.def | 1 + clang/include/clang/Basic/LangOptions.h | 10 +- clang/include/clang/Basic/Specifiers.h | 1 + clang/include/clang/Basic/TokenKinds.def | 3 + clang/include/clang/Driver/Action.h | 12 + clang/include/clang/Driver/Options.td | 30 +- clang/include/clang/Driver/ToolChain.h | 2 + clang/include/clang/Frontend/Utils.h | 2 +- clang/include/clang/Lex/HeaderSearchOptions.h | 12 +- clang/include/clang/Lex/Preprocessor.h | 4 + clang/include/clang/Parse/Parser.h | 1 + .../Core/PathSensitive/ConstraintManager.h | 34 +- .../StaticAnalyzer/Core/PathSensitive/CoreEngine.h | 4 +- .../Core/PathSensitive/ProgramState.h | 41 + .../Core/PathSensitive/SimpleConstraintManager.h | 4 +- clang/lib/AST/ASTStructuralEquivalence.cpp | 1 + clang/lib/AST/Expr.cpp | 7 +- clang/lib/AST/ItaniumMangle.cpp | 1 + clang/lib/AST/MicrosoftCXXABI.cpp | 1 + clang/lib/AST/Type.cpp | 2 + clang/lib/AST/TypePrinter.cpp | 5 + clang/lib/Basic/IdentifierTable.cpp | 8 +- clang/lib/Basic/LangOptions.cpp | 2 +- clang/lib/Basic/Targets/AArch64.cpp | 1 + clang/lib/Basic/Targets/PPC.cpp | 1 + clang/lib/CodeGen/BackendUtil.cpp | 23 +- clang/lib/CodeGen/CGCUDANV.cpp | 45 +- clang/lib/CodeGen/CGCUDARuntime.h | 13 + clang/lib/CodeGen/CGCall.cpp | 4 + clang/lib/CodeGen/CGDebugInfo.cpp | 1 + clang/lib/CodeGen/CGExprCXX.cpp | 2 +- clang/lib/CodeGen/CGOpenMPRuntime.cpp | 163 +- clang/lib/Driver/Action.cpp | 8 + clang/lib/Driver/Driver.cpp | 14 +- clang/lib/Driver/ToolChain.cpp | 8 + clang/lib/Driver/ToolChains/Clang.cpp | 68 +- clang/lib/Driver/ToolChains/Clang.h | 13 + clang/lib/Format/UnwrappedLineParser.cpp | 61 +- clang/lib/Format/UnwrappedLineParser.h | 1 + clang/lib/Frontend/ASTUnit.cpp | 1 + clang/lib/Frontend/CompilerInvocation.cpp | 34 +- clang/lib/Headers/CMakeLists.txt | 17 +- clang/lib/Lex/PPDirectives.cpp | 32 + clang/lib/Lex/PPMacroExpansion.cpp | 15 +- clang/lib/Parse/ParseDecl.cpp | 14 + clang/lib/Sema/AnalysisBasedWarnings.cpp | 2 +- clang/lib/Sema/SemaDeclAttr.cpp | 7 + clang/lib/Sema/SemaExpr.cpp | 19 + clang/lib/Sema/SemaLookup.cpp | 57 +- clang/lib/Sema/SemaType.cpp | 3 + clang/lib/Serialization/ASTReader.cpp | 8 +- clang/lib/Serialization/ASTWriter.cpp | 27 +- .../StaticAnalyzer/Checkers/ArrayBoundChecker.cpp | 4 +- .../lib/StaticAnalyzer/Checkers/CStringChecker.cpp | 4 +- .../Checkers/ObjCContainersChecker.cpp | 4 +- .../Checkers/ReturnPointerRangeChecker.cpp | 4 +- .../StaticAnalyzer/Checkers/UndefResultChecker.cpp | 4 +- .../lib/StaticAnalyzer/Core/ConstraintManager.cpp | 35 + clang/lib/StaticAnalyzer/Core/ProgramState.cpp | 35 +- .../Core/SimpleConstraintManager.cpp | 10 +- .../lib/StaticAnalyzer/Core/SimpleSValBuilder.cpp | 44 +- clang/test/Analysis/additive-op-on-sym-int-expr.c | 169 + clang/test/Analysis/expr-inspection.c | 2 +- clang/test/Analysis/infeasible-crash.c | 38 + clang/test/Analysis/infeasible-sink.c | 80 + .../PowerPC/aix-ignore-xcoff-visibility.cpp | 4 +- .../PowerPC/aix-visibility-inlines-hidden.cpp | 8 +- .../acle_sve_create2-bfloat.c | 2 - .../acle_sve_create3-bfloat.c | 2 - .../acle_sve_create4-bfloat.c | 2 - .../aarch64-sve-intrinsics/acle_sve_get2-bfloat.c | 3 - .../aarch64-sve-intrinsics/acle_sve_get3-bfloat.c | 4 - .../aarch64-sve-intrinsics/acle_sve_get4-bfloat.c | 5 - .../aarch64-sve-intrinsics/acle_sve_ld1-bfloat.c | 3 - .../aarch64-sve-intrinsics/acle_sve_ld1rq-bfloat.c | 2 - .../aarch64-sve-intrinsics/acle_sve_ldff1-bfloat.c | 3 - .../aarch64-sve-intrinsics/acle_sve_ldnf1-bfloat.c | 3 - .../aarch64-sve-intrinsics/acle_sve_ldnt1-bfloat.c | 3 - .../aarch64-sve-intrinsics/acle_sve_rev-bfloat.c | 2 - .../aarch64-sve-intrinsics/acle_sve_set2-bfloat.c | 3 - .../aarch64-sve-intrinsics/acle_sve_set3-bfloat.c | 4 - .../aarch64-sve-intrinsics/acle_sve_set4-bfloat.c | 5 - .../aarch64-sve-intrinsics/acle_sve_st1-bfloat.c | 3 - .../aarch64-sve-intrinsics/acle_sve_stnt1-bfloat.c | 3 - .../aarch64-sve-intrinsics/acle_sve_trn1-bfloat.c | 2 - .../acle_sve_trn1-fp64-bfloat.c | 2 - .../aarch64-sve-intrinsics/acle_sve_trn2-bfloat.c | 2 - .../acle_sve_trn2-fp64-bfloat.c | 2 - .../aarch64-sve-intrinsics/acle_sve_undef-bfloat.c | 2 - .../acle_sve_undef2-bfloat.c | 2 - .../acle_sve_undef3-bfloat.c | 2 - .../acle_sve_undef4-bfloat.c | 2 - .../aarch64-sve-intrinsics/acle_sve_uzp1-bfloat.c | 2 - .../acle_sve_uzp1-fp64-bfloat.c | 2 - .../aarch64-sve-intrinsics/acle_sve_uzp2-bfloat.c | 2 - .../acle_sve_uzp2-fp64-bfloat.c | 2 - .../aarch64-sve-intrinsics/acle_sve_zip1-bfloat.c | 2 - .../acle_sve_zip1-fp64-bfloat.c | 2 - .../aarch64-sve-intrinsics/acle_sve_zip2-bfloat.c | 2 - .../acle_sve_zip2-fp64-bfloat.c | 2 - .../negative/acle_sve_asrd.c | 109 - .../negative/acle_sve_cadd.c | 91 - .../negative/acle_sve_cmla.c | 175 - .../aarch64-sve-intrinsics/negative/acle_sve_dot.c | 49 - .../aarch64-sve-intrinsics/negative/acle_sve_ext.c | 103 - .../negative/acle_sve_get2.c | 145 - .../negative/acle_sve_get3.c | 145 - .../negative/acle_sve_get4.c | 145 - .../aarch64-sve-intrinsics/negative/acle_sve_mla.c | 31 - .../aarch64-sve-intrinsics/negative/acle_sve_mul.c | 31 - .../negative/acle_sve_prfb.c | 35 - .../negative/acle_sve_prfd.c | 29 - .../negative/acle_sve_prfh.c | 29 - .../negative/acle_sve_prfw.c | 29 - .../negative/acle_sve_qdecb.c | 115 - .../negative/acle_sve_qdecd.c | 157 - .../negative/acle_sve_qdech.c | 157 - .../negative/acle_sve_qdecw.c | 157 - .../negative/acle_sve_qincb.c | 109 - .../negative/acle_sve_qincd.c | 157 - .../negative/acle_sve_qinch.c | 157 - .../negative/acle_sve_qincw.c | 157 - .../negative/acle_sve_set2.c | 145 - .../negative/acle_sve_set3.c | 145 - .../negative/acle_sve_set4.c | 145 - .../negative/acle_sve_svcnt.c | 33 - .../negative/acle_sve_svptrue.c | 33 - .../negative/acle_sve_tmad.c | 49 - .../aarch64-sve2-intrinsics/acle_sve2_aba.c | 34 - .../aarch64-sve2-intrinsics/acle_sve2_abalb.c | 26 - .../aarch64-sve2-intrinsics/acle_sve2_abalt.c | 26 - .../aarch64-sve2-intrinsics/acle_sve2_abdlb.c | 26 - .../aarch64-sve2-intrinsics/acle_sve2_abdlt.c | 26 - .../aarch64-sve2-intrinsics/acle_sve2_adalp.c | 38 - .../aarch64-sve2-intrinsics/acle_sve2_adclb.c | 10 - .../aarch64-sve2-intrinsics/acle_sve2_adclt.c | 10 - .../aarch64-sve2-intrinsics/acle_sve2_addhnb.c | 26 - .../aarch64-sve2-intrinsics/acle_sve2_addhnt.c | 26 - .../aarch64-sve2-intrinsics/acle_sve2_addlb.c | 26 - .../aarch64-sve2-intrinsics/acle_sve2_addlbt.c | 14 - .../aarch64-sve2-intrinsics/acle_sve2_addlt.c | 26 - .../aarch64-sve2-intrinsics/acle_sve2_addp.c | 46 - .../aarch64-sve2-intrinsics/acle_sve2_addwb.c | 26 - .../aarch64-sve2-intrinsics/acle_sve2_addwt.c | 26 - .../aarch64-sve2-intrinsics/acle_sve2_aesd.c | 4 - .../aarch64-sve2-intrinsics/acle_sve2_aese.c | 4 - .../aarch64-sve2-intrinsics/acle_sve2_aesimc.c | 4 - .../aarch64-sve2-intrinsics/acle_sve2_aesmc.c | 4 - .../aarch64-sve2-intrinsics/acle_sve2_bcax.c | 34 - .../aarch64-sve2-intrinsics/acle_sve2_bdep.c | 18 - .../aarch64-sve2-intrinsics/acle_sve2_bext.c | 18 - .../aarch64-sve2-intrinsics/acle_sve2_bgrp.c | 18 - .../aarch64-sve2-intrinsics/acle_sve2_bsl.c | 34 - .../aarch64-sve2-intrinsics/acle_sve2_bsl1n.c | 34 - .../aarch64-sve2-intrinsics/acle_sve2_bsl2n.c | 34 - .../aarch64-sve2-intrinsics/acle_sve2_cadd.c | 34 - .../aarch64-sve2-intrinsics/acle_sve2_cdot.c | 24 - .../aarch64-sve2-intrinsics/acle_sve2_cmla.c | 41 - .../aarch64-sve2-intrinsics/acle_sve2_cvtlt.c | 10 - .../aarch64-sve2-intrinsics/acle_sve2_cvtnt.c | 10 - .../aarch64-sve2-intrinsics/acle_sve2_cvtx.c | 8 - .../aarch64-sve2-intrinsics/acle_sve2_cvtxnt.c | 6 - .../aarch64-sve2-intrinsics/acle_sve2_eor3.c | 34 - .../aarch64-sve2-intrinsics/acle_sve2_eorbt.c | 34 - .../aarch64-sve2-intrinsics/acle_sve2_eortb.c | 34 - .../aarch64-sve2-intrinsics/acle_sve2_hadd.c | 98 - .../aarch64-sve2-intrinsics/acle_sve2_histcnt.c | 10 - .../aarch64-sve2-intrinsics/acle_sve2_histseg.c | 6 - .../aarch64-sve2-intrinsics/acle_sve2_hsub.c | 98 - .../aarch64-sve2-intrinsics/acle_sve2_hsubr.c | 98 - .../aarch64-sve2-intrinsics/acle_sve2_ldnt1.c | 68 - .../aarch64-sve2-intrinsics/acle_sve2_ldnt1sb.c | 30 - .../aarch64-sve2-intrinsics/acle_sve2_ldnt1sh.c | 46 - .../aarch64-sve2-intrinsics/acle_sve2_ldnt1sw.c | 30 - .../aarch64-sve2-intrinsics/acle_sve2_ldnt1ub.c | 30 - .../aarch64-sve2-intrinsics/acle_sve2_ldnt1uh.c | 46 - .../aarch64-sve2-intrinsics/acle_sve2_ldnt1uw.c | 30 - .../aarch64-sve2-intrinsics/acle_sve2_logb.c | 20 - .../aarch64-sve2-intrinsics/acle_sve2_match.c | 10 - .../aarch64-sve2-intrinsics/acle_sve2_maxnmp.c | 14 - .../aarch64-sve2-intrinsics/acle_sve2_maxp.c | 46 - .../aarch64-sve2-intrinsics/acle_sve2_minnmp.c | 14 - .../aarch64-sve2-intrinsics/acle_sve2_minp.c | 46 - .../aarch64-sve2-intrinsics/acle_sve2_mla.c | 12 - .../aarch64-sve2-intrinsics/acle_sve2_mlalb.c | 50 - .../aarch64-sve2-intrinsics/acle_sve2_mlalt.c | 50 - .../aarch64-sve2-intrinsics/acle_sve2_mls.c | 13 - .../aarch64-sve2-intrinsics/acle_sve2_mlslb.c | 50 - .../aarch64-sve2-intrinsics/acle_sve2_mlslt.c | 50 - .../aarch64-sve2-intrinsics/acle_sve2_movlb.c | 14 - .../aarch64-sve2-intrinsics/acle_sve2_movlt.c | 14 - .../aarch64-sve2-intrinsics/acle_sve2_mul.c | 13 - .../aarch64-sve2-intrinsics/acle_sve2_mullb.c | 42 - .../aarch64-sve2-intrinsics/acle_sve2_mullt.c | 42 - .../aarch64-sve2-intrinsics/acle_sve2_nbsl.c | 34 - .../aarch64-sve2-intrinsics/acle_sve2_nmatch.c | 10 - .../aarch64-sve2-intrinsics/acle_sve2_pmul.c | 6 - .../aarch64-sve2-intrinsics/acle_sve2_pmullb.c | 18 - .../aarch64-sve2-intrinsics/acle_sve2_pmullb_128.c | 6 - .../aarch64-sve2-intrinsics/acle_sve2_pmullt.c | 18 - .../aarch64-sve2-intrinsics/acle_sve2_pmullt_128.c | 6 - .../aarch64-sve2-intrinsics/acle_sve2_qabs.c | 26 - .../aarch64-sve2-intrinsics/acle_sve2_qadd.c | 98 - .../aarch64-sve2-intrinsics/acle_sve2_qcadd.c | 18 - .../aarch64-sve2-intrinsics/acle_sve2_qdmlalb.c | 22 - .../aarch64-sve2-intrinsics/acle_sve2_qdmlalbt.c | 14 - .../aarch64-sve2-intrinsics/acle_sve2_qdmlalt.c | 22 - .../aarch64-sve2-intrinsics/acle_sve2_qdmlslb.c | 22 - .../aarch64-sve2-intrinsics/acle_sve2_qdmlslbt.c | 14 - .../aarch64-sve2-intrinsics/acle_sve2_qdmlslt.c | 22 - .../aarch64-sve2-intrinsics/acle_sve2_qdmulh.c | 30 - .../aarch64-sve2-intrinsics/acle_sve2_qdmullb.c | 22 - .../aarch64-sve2-intrinsics/acle_sve2_qdmullt.c | 22 - .../aarch64-sve2-intrinsics/acle_sve2_qneg.c | 26 - .../aarch64-sve2-intrinsics/acle_sve2_qrdcmlah.c | 42 - .../aarch64-sve2-intrinsics/acle_sve2_qrdmlah.c | 30 - .../aarch64-sve2-intrinsics/acle_sve2_qrdmlsh.c | 30 - .../aarch64-sve2-intrinsics/acle_sve2_qrdmulh.c | 30 - .../aarch64-sve2-intrinsics/acle_sve2_qrshl.c | 98 - .../aarch64-sve2-intrinsics/acle_sve2_qrshrnb.c | 26 - .../aarch64-sve2-intrinsics/acle_sve2_qrshrnt.c | 26 - .../aarch64-sve2-intrinsics/acle_sve2_qrshrunb.c | 14 - .../aarch64-sve2-intrinsics/acle_sve2_qrshrunt.c | 14 - .../aarch64-sve2-intrinsics/acle_sve2_qshl.c | 98 - .../aarch64-sve2-intrinsics/acle_sve2_qshlu.c | 50 - .../aarch64-sve2-intrinsics/acle_sve2_qshrnb.c | 26 - .../aarch64-sve2-intrinsics/acle_sve2_qshrnt.c | 26 - .../aarch64-sve2-intrinsics/acle_sve2_qshrunb.c | 14 - .../aarch64-sve2-intrinsics/acle_sve2_qshrunt.c | 14 - .../aarch64-sve2-intrinsics/acle_sve2_qsub.c | 98 - .../aarch64-sve2-intrinsics/acle_sve2_qsubr.c | 98 - .../aarch64-sve2-intrinsics/acle_sve2_qxtnb.c | 14 - .../aarch64-sve2-intrinsics/acle_sve2_qxtnt.c | 14 - .../aarch64-sve2-intrinsics/acle_sve2_qxtunb.c | 8 - .../aarch64-sve2-intrinsics/acle_sve2_qxtunt.c | 26 +- .../aarch64-sve2-intrinsics/acle_sve2_raddhnb.c | 26 - .../aarch64-sve2-intrinsics/acle_sve2_raddhnt.c | 26 - .../aarch64-sve2-intrinsics/acle_sve2_rax1.c | 6 - .../aarch64-sve2-intrinsics/acle_sve2_recpe.c | 8 - .../aarch64-sve2-intrinsics/acle_sve2_rhadd.c | 98 - .../aarch64-sve2-intrinsics/acle_sve2_rshl.c | 98 - .../aarch64-sve2-intrinsics/acle_sve2_rshr.c | 98 - .../aarch64-sve2-intrinsics/acle_sve2_rshrnb.c | 26 - .../aarch64-sve2-intrinsics/acle_sve2_rshrnt.c | 26 - .../aarch64-sve2-intrinsics/acle_sve2_rsqrte.c | 8 - .../aarch64-sve2-intrinsics/acle_sve2_rsra.c | 34 - .../aarch64-sve2-intrinsics/acle_sve2_rsubhnb.c | 26 - .../aarch64-sve2-intrinsics/acle_sve2_rsubhnt.c | 26 - .../aarch64-sve2-intrinsics/acle_sve2_sbclb.c | 10 - .../aarch64-sve2-intrinsics/acle_sve2_sbclt.c | 10 - .../aarch64-sve2-intrinsics/acle_sve2_shllb.c | 26 - .../aarch64-sve2-intrinsics/acle_sve2_shllt.c | 26 - .../aarch64-sve2-intrinsics/acle_sve2_shrnb.c | 26 - .../aarch64-sve2-intrinsics/acle_sve2_shrnt.c | 26 - .../aarch64-sve2-intrinsics/acle_sve2_sli.c | 34 - .../aarch64-sve2-intrinsics/acle_sve2_sm4e.c | 4 - .../aarch64-sve2-intrinsics/acle_sve2_sm4ekey.c | 4 - .../aarch64-sve2-intrinsics/acle_sve2_sqadd.c | 50 - .../aarch64-sve2-intrinsics/acle_sve2_sra.c | 34 - .../aarch64-sve2-intrinsics/acle_sve2_sri.c | 34 - .../aarch64-sve2-intrinsics/acle_sve2_stnt1.c | 68 - .../aarch64-sve2-intrinsics/acle_sve2_stnt1b.c | 30 - .../aarch64-sve2-intrinsics/acle_sve2_stnt1h.c | 46 - .../aarch64-sve2-intrinsics/acle_sve2_stnt1w.c | 30 - .../aarch64-sve2-intrinsics/acle_sve2_subhnb.c | 26 - .../aarch64-sve2-intrinsics/acle_sve2_subhnt.c | 26 - .../aarch64-sve2-intrinsics/acle_sve2_sublb.c | 26 - .../aarch64-sve2-intrinsics/acle_sve2_sublbt.c | 14 - .../aarch64-sve2-intrinsics/acle_sve2_sublt.c | 26 - .../aarch64-sve2-intrinsics/acle_sve2_subltb.c | 14 - .../aarch64-sve2-intrinsics/acle_sve2_subwb.c | 26 - .../aarch64-sve2-intrinsics/acle_sve2_subwt.c | 26 - .../acle_sve2_tbl2-bfloat.c | 5 - .../aarch64-sve2-intrinsics/acle_sve2_tbl2.c | 24 - .../aarch64-sve2-intrinsics/acle_sve2_tbx-bfloat.c | 5 - .../aarch64-sve2-intrinsics/acle_sve2_tbx.c | 24 - .../aarch64-sve2-intrinsics/acle_sve2_uqadd.c | 122 +- .../aarch64-sve2-intrinsics/acle_sve2_whilege.c | 34 - .../aarch64-sve2-intrinsics/acle_sve2_whilegt.c | 34 - .../acle_sve2_whilerw-bfloat.c | 4 - .../aarch64-sve2-intrinsics/acle_sve2_whilerw.c | 24 - .../acle_sve2_whilewr-bfloat.c | 4 - .../aarch64-sve2-intrinsics/acle_sve2_whilewr.c | 24 - .../aarch64-sve2-intrinsics/acle_sve2_xar.c | 34 - clang/test/CodeGen/aarch64-svepcs.c | 23 + clang/test/CodeGen/debug-info-block-vars.c | 5 +- clang/test/CodeGenCUDA/noinline.cu | 34 + clang/test/CodeGenCUDA/offloading-entries.cu | 33 + clang/test/CodeGenCXX/builtin-source-location.cpp | 2 +- clang/test/CodeGenCXX/pr54845.cpp | 12 + clang/test/CodeGenObjCXX/nrvo.mm | 6 +- clang/test/CodeGenOpenCL/builtins-amdgcn.cl | 13 + clang/test/Driver/amdgpu-openmp-toolchain-new.c | 19 +- clang/test/Driver/cuda-openmp-driver.cu | 3 +- clang/test/Driver/cuda-phases.cu | 33 +- clang/test/Driver/darwin-dsymutil.c | 2 +- clang/test/Driver/linker-wrapper-image.c | 66 +- clang/test/Driver/linker-wrapper.c | 62 +- clang/test/Driver/openmp-offload-gpu-new.c | 23 +- clang/test/Driver/openmp-offload-infer.c | 6 +- clang/test/Driver/ppc-isa-features.cpp | 5 + clang/test/Driver/riscv-arch.c | 21 + clang/test/Frontend/embed-object.c | 5 +- clang/test/Frontend/embed-object.ll | 8 +- clang/test/Lexer/Inputs/unsafe-macro-2.h | 8 +- clang/test/Lexer/deprecate-macro.c | 8 +- clang/test/Lexer/has_feature.cu | 8 + clang/test/Modules/module-file-home-is-cwd.m | 8 + clang/test/Modules/relative-original-dir.m | 7 + clang/test/Modules/relative-submodule-topheader.m | 10 + clang/test/OpenMP/declare_simd_codegen.cpp | 157 +- clang/test/OpenMP/target_update_messages.cpp | 3 - clang/test/Preprocessor/elifdef.c | 41 +- clang/test/Preprocessor/ext-pp-directive.c | 59 + clang/test/Preprocessor/file_test.c | 15 + clang/test/Preprocessor/file_test_windows.c | 57 +- clang/test/Preprocessor/if_warning.c | 2 + clang/test/Preprocessor/ifdef-recover.c | 6 +- .../Preprocessor/line-directive-system-headers.c | 47 + clang/test/Preprocessor/line-directive.c | 28 +- clang/test/Preprocessor/macro_misc.c | 1 + clang/test/Preprocessor/macro_vaopt_check.cpp | 6 +- .../aarch64-sve-intrinsics/acle_sve_bfloat.cpp | 87 + .../Sema/aarch64-sve-intrinsics/acle_sve_imm.cpp | 441 ++ .../aarch64-sve-intrinsics/acle_sve_imm_lane.cpp | 49 + .../Sema/aarch64-sve-intrinsics/acle_sve_imm_n.cpp | 181 + .../acle_sve_imm_rotation.cpp | 61 + .../aarch64-sve-intrinsics/big_endian.cpp} | 0 .../Sema/aarch64-sve2-intrinsics/acle_sve2.cpp | 5011 +++++++++++++ .../acle_sve2_aes_bitperm_sha3_sm4.cpp | 141 + .../aarch64-sve2-intrinsics/acle_sve2_bfloat.cpp | 29 + clang/test/Sema/aarch64-svepcs.c | 19 + clang/test/Sema/callingconv.c | 1 + clang/test/Sema/generic-selection.c | 11 + clang/test/SemaCUDA/noinline.cu | 19 + clang/test/SemaCXX/constexpr-string.cpp | 4 +- clang/test/SemaOpenCL/builtins-amdgcn-error.cl | 5 + clang/test/lit.cfg.py | 2 +- clang/tools/CMakeLists.txt | 1 + clang/tools/c-index-test/core_main.cpp | 1 + clang/tools/clang-fuzzer/dictionary/CMakeLists.txt | 4 +- .../clang-linker-wrapper/ClangLinkerWrapper.cpp | 229 +- .../tools/clang-linker-wrapper/OffloadWrapper.cpp | 286 +- clang/tools/clang-linker-wrapper/OffloadWrapper.h | 12 +- clang/tools/clang-offload-packager/CMakeLists.txt | 28 + .../ClangOffloadPackager.cpp | 118 + clang/tools/libclang/CXType.cpp | 1 + clang/tools/libclang/Indexing.cpp | 1 + .../unittests/ASTMatchers/ASTMatchersNodeTest.cpp | 11 + clang/unittests/Format/FormatTest.cpp | 20 +- clang/unittests/Format/TokenAnnotatorTest.cpp | 12 + clang/unittests/Frontend/UtilsTest.cpp | 12 +- compiler-rt/lib/hwasan/scripts/hwasan_symbolize | 8 +- compiler-rt/test/fuzzer/LargeTest.cpp | 3 +- .../test/hwasan/TestCases/hwasan_symbolize.cpp | 2 - compiler-rt/test/lsan/TestCases/Darwin/dispatch.mm | 5 +- .../TestCases/Linux/cleanup_in_tsd_destructor.c | 5 +- .../TestCases/Linux/disabler_in_tsd_destructor.c | 3 +- .../test/lsan/TestCases/Linux/use_tls_dynamic.cpp | 5 +- .../Linux/use_tls_pthread_specific_dynamic.cpp | 5 +- .../Linux/use_tls_pthread_specific_static.cpp | 5 +- .../test/lsan/TestCases/Linux/use_tls_static.cpp | 5 +- compiler-rt/test/lsan/TestCases/disabler.c | 3 +- compiler-rt/test/lsan/TestCases/disabler.cpp | 3 +- .../test/lsan/TestCases/do_leak_check_override.cpp | 5 +- .../lsan/TestCases/high_allocator_contention.cpp | 3 +- compiler-rt/test/lsan/TestCases/ignore_object.c | 3 +- .../test/lsan/TestCases/large_allocation_leak.cpp | 3 +- .../test/lsan/TestCases/leak_check_at_exit.cpp | 9 +- .../test/lsan/TestCases/link_turned_off.cpp | 5 +- .../test/lsan/TestCases/many_tls_keys_pthread.cpp | 5 +- .../test/lsan/TestCases/many_tls_keys_thread.cpp | 5 +- .../test/lsan/TestCases/pointer_to_self.cpp | 3 +- .../test/lsan/TestCases/print_suppressions.cpp | 9 +- .../test/lsan/TestCases/recoverable_leak_check.cpp | 5 +- .../test/lsan/TestCases/register_root_region.cpp | 7 +- .../test/lsan/TestCases/stale_stack_leak.cpp | 5 +- .../test/lsan/TestCases/suppressions_default.cpp | 3 +- .../test/lsan/TestCases/suppressions_file.cpp | 7 +- .../test/lsan/TestCases/use_after_return.cpp | 7 +- .../lsan/TestCases/use_globals_initialized.cpp | 5 +- .../lsan/TestCases/use_globals_uninitialized.cpp | 5 +- .../test/lsan/TestCases/use_globals_unused.cpp | 5 +- .../test/lsan/TestCases/use_poisoned_asan.cpp | 5 +- compiler-rt/test/lsan/TestCases/use_registers.cpp | 5 +- .../test/lsan/TestCases/use_registers_extra.cpp | 5 +- compiler-rt/test/lsan/TestCases/use_stacks.cpp | 5 +- .../test/lsan/TestCases/use_stacks_threaded.cpp | 5 +- compiler-rt/test/lsan/TestCases/use_unaligned.cpp | 5 +- flang/include/flang/Evaluate/common.h | 2 +- flang/include/flang/Evaluate/real.h | 13 +- flang/include/flang/Evaluate/tools.h | 23 +- flang/include/flang/Evaluate/type.h | 6 +- flang/include/flang/Evaluate/variable.h | 1 + flang/include/flang/Semantics/symbol.h | 7 +- flang/include/flang/Semantics/tools.h | 1 - flang/lib/Evaluate/characteristics.cpp | 5 +- flang/lib/Evaluate/check-expression.cpp | 82 +- flang/lib/Evaluate/fold-implementation.h | 94 +- flang/lib/Evaluate/fold-logical.cpp | 24 + flang/lib/Evaluate/fold-real.cpp | 84 +- flang/lib/Evaluate/fold.cpp | 1 + flang/lib/Evaluate/intrinsics-library.cpp | 1 - flang/lib/Evaluate/intrinsics.cpp | 13 +- flang/lib/Evaluate/real.cpp | 70 + flang/lib/Evaluate/tools.cpp | 13 +- flang/lib/Evaluate/type.cpp | 53 +- flang/lib/Lower/ConvertExpr.cpp | 34 +- flang/lib/Lower/ConvertType.cpp | 2 +- flang/lib/Lower/OpenMP.cpp | 27 +- flang/lib/Semantics/check-call.cpp | 31 +- flang/lib/Semantics/check-declarations.cpp | 11 + flang/lib/Semantics/check-nullify.cpp | 5 +- flang/lib/Semantics/data-to-inits.cpp | 12 +- flang/lib/Semantics/expression.cpp | 3 +- flang/lib/Semantics/resolve-names.cpp | 58 +- flang/lib/Semantics/tools.cpp | 7 +- flang/runtime/character.cpp | 4 +- flang/runtime/connection.h | 12 +- flang/runtime/edit-input.cpp | 20 +- flang/runtime/edit-output.cpp | 8 +- flang/runtime/format-implementation.h | 17 +- flang/runtime/io-api.cpp | 2 +- flang/runtime/io-stmt.cpp | 3 + flang/runtime/random.cpp | 10 +- flang/runtime/tools.cpp | 3 +- flang/runtime/transformational.cpp | 2 +- flang/runtime/unit.cpp | 3 + flang/test/Evaluate/fold-dim.f90 | 17 + flang/test/Evaluate/fold-mod.f90 | 24 + flang/test/Evaluate/fold-re-im.f90 | 15 + flang/test/Evaluate/fold-spacing.f90 | 12 + flang/test/Evaluate/fold-spread.f90 | 4 +- flang/test/Evaluate/fold-type.f90 | 43 + flang/test/Evaluate/folding02.f90 | 8 +- flang/test/Evaluate/folding03.f90 | 8 +- flang/test/Evaluate/folding04.f90 | 3 + flang/test/Lower/OpenMP/task.f90 | 190 + flang/test/Lower/forall/array-constructor.f90 | 284 + flang/test/Lower/forall/forall-2.f90 | 12 +- flang/test/Lower/forall/forall-construct-2.f90 | 2 +- flang/test/Lower/forall/forall-construct-3.f90 | 2 +- flang/test/Lower/forall/forall-construct.f90 | 4 +- flang/test/Lower/forall/forall-ranked.f90 | 2 +- flang/test/Lower/forall/forall-slice.f90 | 2 +- flang/test/Lower/forall/test9.f90 | 102 +- flang/test/Semantics/call02.f90 | 8 + flang/test/Semantics/call03.f90 | 6 +- flang/test/Semantics/data16.f90 | 15 + flang/test/Semantics/entry01.f90 | 10 +- flang/test/Semantics/maxrank.f90 | 31 + flang/test/Semantics/nullify02.f90 | 4 +- flang/test/Semantics/procinterface01.f90 | 10 + flang/test/Semantics/reduce01.f90 | 15 +- flang/test/Semantics/selecttype03.f90 | 9 +- flang/test/Semantics/spec-expr.f90 | 9 +- flang/test/Semantics/structconst05.f90 | 9 + flang/test/Semantics/symbol13.f90 | 2 +- flang/unittests/Runtime/ExternalIOTest.cpp | 5 +- flang/unittests/Runtime/Format.cpp | 3 +- libcxx/docs/Status/Cxx20Papers.csv | 2 +- libcxx/docs/Status/Cxx2bIssues.csv | 2 +- libcxx/docs/Status/RangesIssues.csv | 2 +- libcxx/include/__debug | 31 + libcxx/include/__hash_table | 16 +- libcxx/include/__ranges/drop_view.h | 182 +- libcxx/include/__ranges/subrange.h | 5 +- libcxx/include/atomic | 4 +- libcxx/include/list | 21 +- libcxx/include/string | 52 +- libcxx/include/unordered_map | 16 +- libcxx/include/unordered_set | 16 +- libcxx/include/vector | 62 +- .../{range.take => range.drop}/adaptor.pass.cpp | 160 +- .../range.adaptors/range.take/adaptor.pass.cpp | 3 +- libcxxabi/CMakeLists.txt | 1 + libcxxabi/cmake/Modules/HandleLibcxxabiFlags.cmake | 2 +- libcxxabi/src/cxa_default_handlers.cpp | 10 +- libcxxabi/src/cxa_exception.h | 6 +- libunwind/CMakeLists.txt | 1 + lld/ELF/InputSection.h | 4 +- lld/MachO/ObjC.cpp | 2 +- lld/test/ELF/lto/stats-file-option.ll | 2 +- lld/test/MachO/objc.s | 18 +- lldb/docs/lldb-gdb-remote.txt | 55 +- .../lldb/Utility/TraceIntelPTGDBRemotePackets.h | 13 +- .../Python/lldbsuite/test/make/Makefile.rules | 4 +- .../test/tools/intelpt/intelpt_testcase.py | 24 +- .../POSIX-DYLD/DynamicLoaderPOSIXDYLD.cpp | 4 +- lldb/source/Plugins/Process/Linux/CMakeLists.txt | 1 + .../Plugins/Process/Linux/IntelPTCollector.cpp | 428 +- .../Plugins/Process/Linux/IntelPTCollector.h | 128 +- .../Process/Linux/IntelPTSingleBufferTrace.cpp | 305 + .../Process/Linux/IntelPTSingleBufferTrace.h | 96 + .../Plugins/Process/Linux/NativeProcessLinux.cpp | 2 +- lldb/source/Plugins/Process/Linux/Perf.cpp | 49 + lldb/source/Plugins/Process/Linux/Perf.h | 18 + .../Process/gdb-remote/GDBRemoteClientBase.cpp | 2 +- .../intel-pt/CommandObjectTraceStartIntelPT.cpp | 32 +- .../intel-pt/CommandObjectTraceStartIntelPT.h | 15 +- .../source/Plugins/Trace/intel-pt/TraceIntelPT.cpp | 102 +- lldb/source/Plugins/Trace/intel-pt/TraceIntelPT.h | 30 +- .../Plugins/Trace/intel-pt/TraceIntelPTConstants.h | 3 +- .../Plugins/Trace/intel-pt/TraceIntelPTOptions.td | 20 +- .../Trace/intel-pt/TraceIntelPTSessionSaver.cpp | 2 +- .../Utility/TraceIntelPTGDBRemotePackets.cpp | 32 +- .../API/commands/expression/no-deadlock/Makefile | 1 - lldb/test/API/commands/trace/TestTraceStartStop.py | 10 +- .../TestTraceStartStopMultipleThreads.py | 14 + .../dyld-exec-linux}/Makefile | 0 .../dyld-exec-linux/TestDyldExecLinux.py | 61 + .../API/functionalities/dyld-exec-linux/main.cpp | 16 + .../test/API/lang/c/step_over_no_deadlock/Makefile | 1 - .../lldb-vscode/variables/TestVSCode_variables.py | 70 +- lldb/test/API/tools/lldb-vscode/variables/main.cpp | 16 +- lldb/tools/lldb-vscode/JSONUtils.cpp | 33 +- lldb/unittests/Process/Linux/CMakeLists.txt | 1 - .../Process/Linux/IntelPTCollectorTests.cpp | 147 - lldb/unittests/Process/Linux/PerfTests.cpp | 131 + llvm/docs/GettingInvolved.rst | 5 + llvm/docs/GlobalISel/GenericOpcode.rst | 4 +- llvm/docs/OpaquePointers.rst | 20 +- llvm/include/llvm/Analysis/DOTGraphTraitsPass.h | 171 +- .../include/llvm/Analysis/InlineModelFeatureMaps.h | 4 +- llvm/include/llvm/Analysis/MLModelRunner.h | 19 +- .../llvm/Analysis/ModelUnderTrainingRunner.h | 7 +- .../include/llvm/Analysis/NoInferenceModelRunner.h | 12 +- llvm/include/llvm/Analysis/RegionPrinter.h | 10 + .../include/llvm/Analysis/ReleaseModeModelRunner.h | 24 +- llvm/include/llvm/Analysis/TargetTransformInfo.h | 17 + .../llvm/Analysis/TargetTransformInfoImpl.h | 1 + llvm/include/llvm/Analysis/TensorSpec.h | 2 + llvm/include/llvm/CodeGen/BasicTTIImpl.h | 20 + .../llvm/CodeGen/GlobalISel/MachineIRBuilder.h | 6 +- llvm/include/llvm/CodeGen/ISDOpcodes.h | 25 +- llvm/include/llvm/CodeGen/TargetLowering.h | 4 + llvm/include/llvm/IR/IRBuilder.h | 5 + llvm/include/llvm/IR/Instructions.h | 11 + llvm/include/llvm/IR/IntrinsicsAMDGPU.td | 9 + llvm/include/llvm/IR/IntrinsicsNVVM.td | 2 +- llvm/include/llvm/IR/VPIntrinsics.def | 6 +- llvm/include/llvm/IR/ValueMap.h | 2 +- llvm/include/llvm/Object/OffloadBinary.h | 2 + llvm/include/llvm/Support/Casting.h | 759 +- llvm/include/llvm/TableGen/Parser.h | 21 +- llvm/include/llvm/TableGen/Record.h | 173 +- .../Transforms/Utils/ScalarEvolutionExpander.h | 9 +- .../llvm/Transforms/Vectorize/SLPVectorizer.h | 2 +- llvm/lib/Analysis/BasicAliasAnalysis.cpp | 17 +- llvm/lib/Analysis/DevelopmentModeInlineAdvisor.cpp | 7 +- llvm/lib/Analysis/DomPrinter.cpp | 116 +- llvm/lib/Analysis/IRSimilarityIdentifier.cpp | 15 +- llvm/lib/Analysis/InstructionSimplify.cpp | 8 +- llvm/lib/Analysis/MLInlineAdvisor.cpp | 10 +- llvm/lib/Analysis/ModelUnderTrainingRunner.cpp | 30 +- llvm/lib/Analysis/NoInferenceModelRunner.cpp | 16 +- llvm/lib/Analysis/RegionPrinter.cpp | 65 +- llvm/lib/Analysis/TFUtils.cpp | 17 +- llvm/lib/Analysis/TargetTransformInfo.cpp | 5 + llvm/lib/Bitcode/Writer/BitcodeWriter.cpp | 30 +- llvm/lib/CodeGen/CodeGenPrepare.cpp | 66 +- .../CodeGen/LiveDebugValues/InstrRefBasedImpl.cpp | 71 +- .../CodeGen/LiveDebugValues/InstrRefBasedImpl.h | 13 + llvm/lib/CodeGen/MLRegallocEvictAdvisor.cpp | 22 +- llvm/lib/CodeGen/PrologEpilogInserter.cpp | 12 +- llvm/lib/CodeGen/SelectionDAG/LegalizeDAG.cpp | 25 +- .../CodeGen/SelectionDAG/LegalizeVectorTypes.cpp | 6 +- llvm/lib/CodeGen/SelectionDAG/SelectionDAGISel.cpp | 3 + llvm/lib/CodeGen/TargetLoweringBase.cpp | 5 + llvm/lib/CodeGen/TypePromotion.cpp | 99 +- llvm/lib/ExecutionEngine/Orc/LLJIT.cpp | 2 +- llvm/lib/IR/Instructions.cpp | 8 +- llvm/lib/MC/MCParser/MasmParser.cpp | 36 +- llvm/lib/MC/MCWin64EH.cpp | 8 +- llvm/lib/Passes/PassBuilder.cpp | 4 + llvm/lib/Passes/PassRegistry.def | 8 +- llvm/lib/ProfileData/SampleProf.cpp | 2 +- llvm/lib/Support/RISCVISAInfo.cpp | 2 +- llvm/lib/TableGen/Error.cpp | 4 +- llvm/lib/TableGen/Parser.cpp | 38 +- llvm/lib/TableGen/Record.cpp | 402 +- llvm/lib/TableGen/RecordContext.h | 27 - llvm/lib/TableGen/TGParser.cpp | 200 +- llvm/lib/Target/AArch64/AArch64ISelLowering.cpp | 119 +- .../Target/AArch64/AArch64TargetTransformInfo.cpp | 13 + .../MCTargetDesc/AArch64WinCOFFStreamer.cpp | 10 +- llvm/lib/Target/AMDGPU/AMDGPU.td | 137 +- llvm/lib/Target/AMDGPU/AMDGPUMCInstLower.cpp | 10 + llvm/lib/Target/AMDGPU/AMDGPUMFMAClustering.cpp | 173 + llvm/lib/Target/AMDGPU/AMDGPUMFMAClustering.h | 21 + llvm/lib/Target/AMDGPU/AMDGPUSubtarget.h | 6 +- llvm/lib/Target/AMDGPU/AMDGPUTargetMachine.cpp | 5 +- llvm/lib/Target/AMDGPU/CMakeLists.txt | 1 + .../AMDGPU/Disassembler/AMDGPUDisassembler.cpp | 17 - .../AMDGPU/Disassembler/AMDGPUDisassembler.h | 18 +- llvm/lib/Target/AMDGPU/GCNProcessors.td | 20 + llvm/lib/Target/AMDGPU/GCNSubtarget.h | 45 +- .../AMDGPU/MCTargetDesc/AMDGPUInstPrinter.cpp | 15 +- .../Target/AMDGPU/MCTargetDesc/AMDGPUInstPrinter.h | 3 +- llvm/lib/Target/AMDGPU/SIISelLowering.cpp | 109 +- llvm/lib/Target/AMDGPU/SIInstrInfo.cpp | 14 +- llvm/lib/Target/AMDGPU/SIInstrInfo.td | 8 +- llvm/lib/Target/AMDGPU/SIInstructions.td | 12 + llvm/lib/Target/AMDGPU/SISchedule.td | 27 + llvm/lib/Target/AMDGPU/SMInstructions.td | 147 +- llvm/lib/Target/AMDGPU/Utils/AMDGPUMemoryUtils.cpp | 1 + llvm/lib/Target/BPF/BPFISelLowering.cpp | 1 - llvm/lib/Target/BPF/BPFInstrFormats.td | 1 + llvm/lib/Target/BPF/BPFInstrInfo.td | 2 + llvm/lib/Target/DirectX/CMakeLists.txt | 2 + llvm/lib/Target/DirectX/DXILConstants.h | 29 + llvm/lib/Target/DirectX/DXILOpLowering.cpp | 279 + llvm/lib/Target/DirectX/DXILPrepare.cpp | 58 +- llvm/lib/Target/DirectX/DXILTranslateMetadata.cpp | 97 + llvm/lib/Target/DirectX/DirectX.h | 12 + llvm/lib/Target/DirectX/DirectXTargetMachine.cpp | 4 + .../LoongArch/AsmParser/LoongArchAsmParser.cpp | 34 + .../Mips/MCTargetDesc/MipsTargetStreamer.cpp | 20 +- llvm/lib/Target/Mips/MicroMipsInstrInfo.td | 1 - llvm/lib/Target/Mips/MipsBranchExpansion.cpp | 11 +- llvm/lib/Target/Mips/MipsDelaySlotFiller.cpp | 2 +- llvm/lib/Target/Mips/MipsInstrInfo.cpp | 13 + llvm/lib/Target/Mips/MipsInstrInfo.h | 6 + llvm/lib/Target/PowerPC/PPC.td | 3 +- llvm/lib/Target/RISCV/MCTargetDesc/RISCVBaseInfo.h | 22 +- llvm/lib/Target/RISCV/RISCVFrameLowering.cpp | 6 +- .../Target/RISCV/RISCVGatherScatterLowering.cpp | 15 +- llvm/lib/Target/RISCV/RISCVISelDAGToDAG.cpp | 72 +- llvm/lib/Target/RISCV/RISCVISelLowering.cpp | 187 +- llvm/lib/Target/RISCV/RISCVISelLowering.h | 6 +- llvm/lib/Target/RISCV/RISCVInsertVSETVLI.cpp | 136 +- llvm/lib/Target/RISCV/RISCVInstrInfo.cpp | 15 +- llvm/lib/Target/RISCV/RISCVInstrInfoVPseudos.td | 2 +- llvm/lib/Target/RISCV/RISCVInstrInfoVVLPatterns.td | 4 +- llvm/lib/Target/RISCV/RISCVMCInstLower.cpp | 16 +- llvm/lib/Target/RISCV/RISCVSubtarget.cpp | 11 + llvm/lib/Target/RISCV/RISCVSubtarget.h | 2 + llvm/lib/Target/SystemZ/SystemZISelLowering.cpp | 2 +- llvm/lib/Target/X86/X86ISelLowering.cpp | 10 + llvm/lib/Target/X86/X86ISelLowering.h | 3 + llvm/lib/Target/X86/X86InstrInfo.cpp | 116 + llvm/lib/Transforms/Coroutines/CoroCleanup.cpp | 31 +- llvm/lib/Transforms/Coroutines/CoroFrame.cpp | 11 +- llvm/lib/Transforms/Coroutines/CoroSplit.cpp | 1 - llvm/lib/Transforms/IPO/ArgumentPromotion.cpp | 79 +- .../lib/Transforms/IPO/DeadArgumentElimination.cpp | 9 +- .../Transforms/InstCombine/InstCombineCompares.cpp | 3 +- .../Transforms/InstCombine/InstCombineInternal.h | 2 +- .../InstCombine/InstCombineMulDivRem.cpp | 21 +- .../InstCombine/InstCombineVectorOps.cpp | 51 + .../InstCombine/InstructionCombining.cpp | 35 +- .../Scalar/CorrelatedValuePropagation.cpp | 7 +- llvm/lib/Transforms/Scalar/GVNSink.cpp | 12 + llvm/lib/Transforms/Scalar/SCCP.cpp | 1 + llvm/lib/Transforms/Utils/BuildLibCalls.cpp | 40 + llvm/lib/Transforms/Utils/CtorUtils.cpp | 6 +- llvm/lib/Transforms/Utils/Local.cpp | 1 + .../Transforms/Utils/ScalarEvolutionExpander.cpp | 120 +- llvm/lib/Transforms/Vectorize/SLPVectorizer.cpp | 247 +- llvm/lib/Transforms/Vectorize/VPlan.h | 4 +- llvm/lib/Transforms/Vectorize/VPlanTransforms.cpp | 11 +- llvm/test/Analysis/CostModel/RISCV/rvv-shuffle.ll | 2 +- .../Analysis/CostModel/RISCV/shuffle-broadcast.ll | 16 +- llvm/test/Bitcode/blockaddress-aggregate-users.ll | 40 + llvm/test/Bitcode/blockaddress-expr-users.ll | 38 + .../test/Bitcode/blockaddress-globalvalue-users.ll | 38 + llvm/test/Bitcode/blockaddress-nested-users.ll | 38 + llvm/test/CodeGen/AArch64/fold-csel-cttz-and.ll | 160 - .../AArch64/sve-fixed-length-frame-offests.ll | 2 +- llvm/test/CodeGen/AArch64/typepromotion-phisret.ll | 12 +- .../CodeGen/AMDGPU/GlobalISel/inst-select-abs.mir | 1 + .../CodeGen/AMDGPU/GlobalISel/inst-select-add.mir | 1 + .../AMDGPU/GlobalISel/inst-select-add.s16.mir | 1 + .../AMDGPU/GlobalISel/inst-select-amdgcn.exp.mir | 1 + .../inst-select-amdgpu-atomic-cmpxchg-flat.mir | 72 + .../inst-select-amdgpu-atomic-cmpxchg-global.mir | 1 + .../CodeGen/AMDGPU/GlobalISel/inst-select-and.mir | 1 + .../AMDGPU/GlobalISel/inst-select-anyext.mir | 1 + .../CodeGen/AMDGPU/GlobalISel/inst-select-ashr.mir | 1 + .../AMDGPU/GlobalISel/inst-select-ashr.s16.mir | 3 + .../AMDGPU/GlobalISel/inst-select-ashr.v2s16.mir | 1 + .../GlobalISel/inst-select-atomicrmw-add-flat.mir | 112 + .../inst-select-atomicrmw-add-global.mir | 112 + .../inst-select-atomicrmw-fadd-local.mir | 1 + .../inst-select-atomicrmw-fadd-region.mir | 1 + .../inst-select-atomicrmw-xchg-local.mir | 1 + .../inst-select-atomicrmw-xchg-region.mir | 1 + .../AMDGPU/GlobalISel/inst-select-constant.mir | 1 + .../CodeGen/AMDGPU/GlobalISel/inst-select-copy.mir | 1 + .../GlobalISel/inst-select-extract-vector-elt.mir | 1 + .../CodeGen/AMDGPU/GlobalISel/inst-select-fabs.mir | 1 + .../GlobalISel/inst-select-fcanonicalize.mir | 1 + .../CodeGen/AMDGPU/GlobalISel/inst-select-fcmp.mir | 1 + .../AMDGPU/GlobalISel/inst-select-fcmp.s16.mir | 1 + .../AMDGPU/GlobalISel/inst-select-fma.s32.mir | 1 + .../GlobalISel/inst-select-fmaxnum-ieee.s16.mir | 1 + .../GlobalISel/inst-select-fmaxnum-ieee.v2s16.mir | 1 + .../AMDGPU/GlobalISel/inst-select-fmaxnum.s16.mir | 1 + .../GlobalISel/inst-select-fmaxnum.v2s16.mir | 1 + .../GlobalISel/inst-select-fminnum-ieee.s16.mir | 1 + .../GlobalISel/inst-select-fminnum-ieee.v2s16.mir | 1 + .../AMDGPU/GlobalISel/inst-select-fminnum.s16.mir | 1 + .../GlobalISel/inst-select-fminnum.v2s16.mir | 1 + .../AMDGPU/GlobalISel/inst-select-fmul.v2s16.mir | 1 + .../CodeGen/AMDGPU/GlobalISel/inst-select-fneg.mir | 1 + .../AMDGPU/GlobalISel/inst-select-freeze.mir | 1 + .../CodeGen/AMDGPU/GlobalISel/inst-select-fshr.mir | 1 + .../CodeGen/AMDGPU/GlobalISel/inst-select-icmp.mir | 1 + .../AMDGPU/GlobalISel/inst-select-icmp.s16.mir | 1 + .../GlobalISel/inst-select-insert-vector-elt.mir | 1 + .../GlobalISel/inst-select-load-atomic-flat.mir | 71 + .../GlobalISel/inst-select-load-atomic-global.mir | 1 + .../GlobalISel/inst-select-load-atomic-local.mir | 1 + .../AMDGPU/GlobalISel/inst-select-load-flat.mir | 273 + .../GlobalISel/inst-select-load-global-saddr.mir | 182 + .../AMDGPU/GlobalISel/inst-select-load-global.mir | 219 + .../GlobalISel/inst-select-load-global.s96.mir | 1 + .../GlobalISel/inst-select-load-local-128.mir | 51 + .../AMDGPU/GlobalISel/inst-select-load-local.mir | 1 + .../AMDGPU/GlobalISel/inst-select-load-private.mir | 160 + .../CodeGen/AMDGPU/GlobalISel/inst-select-lshr.mir | 1 + .../AMDGPU/GlobalISel/inst-select-lshr.s16.mir | 1 + .../AMDGPU/GlobalISel/inst-select-lshr.v2s16.mir | 1 + .../CodeGen/AMDGPU/GlobalISel/inst-select-or.mir | 1 + .../AMDGPU/GlobalISel/inst-select-pattern-add3.mir | 1 + .../GlobalISel/inst-select-pattern-and-or.mir | 1 + .../AMDGPU/GlobalISel/inst-select-pattern-or3.mir | 1 + .../GlobalISel/inst-select-pattern-smed3.s16.mir | 1 + .../GlobalISel/inst-select-pattern-umed3.s16.mir | 1 + .../AMDGPU/GlobalISel/inst-select-pattern-xor3.mir | 1 + .../AMDGPU/GlobalISel/inst-select-ptr-add.mir | 2 + .../CodeGen/AMDGPU/GlobalISel/inst-select-shl.mir | 1 + .../AMDGPU/GlobalISel/inst-select-shl.s16.mir | 1 + .../AMDGPU/GlobalISel/inst-select-shl.v2s16.mir | 1 + .../AMDGPU/GlobalISel/inst-select-sitofp.mir | 1 + .../CodeGen/AMDGPU/GlobalISel/inst-select-smax.mir | 1 + .../CodeGen/AMDGPU/GlobalISel/inst-select-smin.mir | 1 + .../AMDGPU/GlobalISel/inst-select-smulh.mir | 1 + .../GlobalISel/inst-select-store-atomic-flat.mir | 1 + .../GlobalISel/inst-select-store-atomic-local.mir | 1 + .../AMDGPU/GlobalISel/inst-select-store-flat.mir | 127 + .../AMDGPU/GlobalISel/inst-select-store-global.mir | 1 + .../GlobalISel/inst-select-store-global.s96.mir | 1 + .../AMDGPU/GlobalISel/inst-select-store-local.mir | 1 + .../GlobalISel/inst-select-store-private.mir | 129 + .../CodeGen/AMDGPU/GlobalISel/inst-select-sub.mir | 1 + .../AMDGPU/GlobalISel/inst-select-trunc.v2s16.mir | 19 + .../AMDGPU/GlobalISel/inst-select-uadde.gfx10.mir | 1 + .../AMDGPU/GlobalISel/inst-select-uadde.mir | 1 + .../AMDGPU/GlobalISel/inst-select-uaddo.mir | 1 + .../AMDGPU/GlobalISel/inst-select-uitofp.mir | 1 + .../CodeGen/AMDGPU/GlobalISel/inst-select-umax.mir | 1 + .../CodeGen/AMDGPU/GlobalISel/inst-select-umin.mir | 1 + .../AMDGPU/GlobalISel/inst-select-umulh.mir | 1 + .../AMDGPU/GlobalISel/inst-select-usube.gfx10.mir | 1 + .../AMDGPU/GlobalISel/inst-select-usube.mir | 1 + .../AMDGPU/GlobalISel/inst-select-usubo.mir | 1 + .../CodeGen/AMDGPU/GlobalISel/inst-select-xor.mir | 1 + .../CodeGen/AMDGPU/GlobalISel/legalize-add.mir | 1 + .../AMDGPU/GlobalISel/legalize-addrspacecast.mir | 1 + .../GlobalISel/legalize-amdgcn.wavefrontsize.mir | 1 + .../CodeGen/AMDGPU/GlobalISel/legalize-ashr.mir | 1 + .../CodeGen/AMDGPU/GlobalISel/legalize-brcond.mir | 1 + .../GlobalISel/legalize-build-vector-trunc.mir | 1 + .../GlobalISel/legalize-build-vector.s16.mir | 1 + .../CodeGen/AMDGPU/GlobalISel/legalize-fabs.mir | 1 + .../CodeGen/AMDGPU/GlobalISel/legalize-fadd.mir | 1 + .../AMDGPU/GlobalISel/legalize-fcanonicalize.mir | 1 + .../CodeGen/AMDGPU/GlobalISel/legalize-fceil.mir | 1 + .../CodeGen/AMDGPU/GlobalISel/legalize-fcmp.mir | 1 + .../AMDGPU/GlobalISel/legalize-fcopysign.mir | 1 + .../CodeGen/AMDGPU/GlobalISel/legalize-fcos.mir | 1 + .../CodeGen/AMDGPU/GlobalISel/legalize-fdiv.mir | 1 + .../CodeGen/AMDGPU/GlobalISel/legalize-fexp.mir | 1 + .../CodeGen/AMDGPU/GlobalISel/legalize-fexp2.mir | 1 + .../CodeGen/AMDGPU/GlobalISel/legalize-ffloor.mir | 1 + .../CodeGen/AMDGPU/GlobalISel/legalize-fma.mir | 1 + .../AMDGPU/GlobalISel/legalize-fmad.s32.mir | 1 + .../AMDGPU/GlobalISel/legalize-fmad.s64.mir | 1 + .../CodeGen/AMDGPU/GlobalISel/legalize-fmaxnum.mir | 1 + .../CodeGen/AMDGPU/GlobalISel/legalize-fminnum.mir | 1 + .../CodeGen/AMDGPU/GlobalISel/legalize-fmul.mir | 1 + .../CodeGen/AMDGPU/GlobalISel/legalize-fneg.mir | 1 + .../CodeGen/AMDGPU/GlobalISel/legalize-fpow.mir | 1 + .../CodeGen/AMDGPU/GlobalISel/legalize-fpowi.mir | 1 + .../CodeGen/AMDGPU/GlobalISel/legalize-fshr.mir | 1 + .../CodeGen/AMDGPU/GlobalISel/legalize-fsin.mir | 1 + .../CodeGen/AMDGPU/GlobalISel/legalize-fsqrt.mir | 1 + .../CodeGen/AMDGPU/GlobalISel/legalize-fsub.mir | 1 + .../CodeGen/AMDGPU/GlobalISel/legalize-icmp.mir | 1 + .../AMDGPU/GlobalISel/legalize-intrinsic-round.mir | 1 + .../AMDGPU/GlobalISel/legalize-intrinsic-trunc.mir | 1 + .../legalize-llvm.amdgcn.image.atomic.dim.a16.ll | 1 + .../legalize-llvm.amdgcn.image.dim.a16.ll | 1 + .../legalize-llvm.amdgcn.image.load.2darraymsaa.ll | 1 + .../legalize-llvm.amdgcn.image.load.3d.ll | 1 + .../legalize-llvm.amdgcn.image.sample.g16.ll | 673 ++ .../legalize-llvm.amdgcn.image.store.2d.d16.ll | 1 + .../AMDGPU/GlobalISel/legalize-load-constant.mir | 1 + .../AMDGPU/GlobalISel/legalize-load-flat.mir | 1 + .../AMDGPU/GlobalISel/legalize-load-global.mir | 2 + .../AMDGPU/GlobalISel/legalize-load-local.mir | 2406 ++++++ .../AMDGPU/GlobalISel/legalize-load-private.mir | 2647 ++++++- .../CodeGen/AMDGPU/GlobalISel/legalize-lshr.mir | 1 + .../CodeGen/AMDGPU/GlobalISel/legalize-mul.mir | 1 + .../CodeGen/AMDGPU/GlobalISel/legalize-saddsat.mir | 1 + .../CodeGen/AMDGPU/GlobalISel/legalize-sdiv.mir | 1 + .../AMDGPU/GlobalISel/legalize-sext-inreg.mir | 1 + .../CodeGen/AMDGPU/GlobalISel/legalize-shl.mir | 1 + .../GlobalISel/legalize-shuffle-vector.s16.mir | 1 + .../CodeGen/AMDGPU/GlobalISel/legalize-smax.mir | 1 + .../CodeGen/AMDGPU/GlobalISel/legalize-smin.mir | 1 + .../CodeGen/AMDGPU/GlobalISel/legalize-srem.mir | 1 + .../CodeGen/AMDGPU/GlobalISel/legalize-sshlsat.mir | 1 + .../CodeGen/AMDGPU/GlobalISel/legalize-ssubsat.mir | 1 + .../AMDGPU/GlobalISel/legalize-store-global.mir | 1 + .../CodeGen/AMDGPU/GlobalISel/legalize-sub.mir | 1 + .../CodeGen/AMDGPU/GlobalISel/legalize-uaddsat.mir | 1 + .../CodeGen/AMDGPU/GlobalISel/legalize-udiv.mir | 1 + .../CodeGen/AMDGPU/GlobalISel/legalize-umax.mir | 1 + .../CodeGen/AMDGPU/GlobalISel/legalize-umin.mir | 1 + .../CodeGen/AMDGPU/GlobalISel/legalize-urem.mir | 1 + .../CodeGen/AMDGPU/GlobalISel/legalize-ushlsat.mir | 1 + .../CodeGen/AMDGPU/GlobalISel/legalize-usubsat.mir | 1 + .../GlobalISel/llvm.amdgcn.raw.tbuffer.load.ll | 1 + .../GlobalISel/llvm.amdgcn.raw.tbuffer.store.ll | 1 + .../llvm.amdgcn.struct.tbuffer.load.f16.ll | 1 + .../GlobalISel/llvm.amdgcn.struct.tbuffer.load.ll | 1 + .../GlobalISel/postlegalizercombiner-and.mir | 1 + .../GlobalISel/regbankselect-amdgcn.else.32.mir | 2 + .../AMDGPU/atomic_optimizations_global_pointer.ll | 48 +- .../AMDGPU/atomic_optimizations_local_pointer.ll | 62 +- llvm/test/CodeGen/AMDGPU/copy_phys_vgpr64.mir | 1 + llvm/test/CodeGen/AMDGPU/fold-vgpr-copy.mir | 1 + .../CodeGen/AMDGPU/fp-atomic-to-s_denormmode.mir | 1 + llvm/test/CodeGen/AMDGPU/gws-hazards.mir | 1 + .../CodeGen/AMDGPU/hazard-pseudo-machineinstrs.mir | 69 +- llvm/test/CodeGen/AMDGPU/insert-skip-from-vcc.mir | 1 + .../AMDGPU/large-work-group-promote-alloca.ll | 11 +- .../CodeGen/AMDGPU/llvm.amdgcn.sched.barrier.ll | 23 + llvm/test/CodeGen/AMDGPU/llvm.amdgcn.softwqm.ll | 217 +- llvm/test/CodeGen/AMDGPU/lower-term-opcodes.mir | 1 + .../AMDGPU/machine-cse-commute-target-flags.mir | 1 + llvm/test/CodeGen/AMDGPU/mad_64_32.ll | 130 +- llvm/test/CodeGen/AMDGPU/mfma-cluster-edges.mir | 71 + llvm/test/CodeGen/AMDGPU/mfma-cluster.mir | 354 + .../CodeGen/AMDGPU/mubuf-legalize-operands.mir | 2 + .../CodeGen/AMDGPU/multi-divergent-exit-region.ll | 3 +- .../optimize-negated-cond-exec-masking-wave32.mir | 1 + llvm/test/CodeGen/AMDGPU/sched_barrier.mir | 99 + .../CodeGen/AMDGPU/schedule-barrier-fpmode.mir | 1 + .../AMDGPU/scheduler-handle-move-bundle.mir | 1 + llvm/test/CodeGen/AMDGPU/spill-special-sgpr.mir | 31 + .../CodeGen/AMDGPU/vccz-corrupt-bug-workaround.mir | 1 + llvm/test/CodeGen/AMDGPU/vcmpx-permlane-hazard.mir | 1 + .../AMDGPU/verify-constant-bus-violations.mir | 7 +- llvm/test/CodeGen/BPF/32-bit-subreg-alu.ll | 26 + llvm/test/CodeGen/BPF/objdump_fi_ri.ll | 28 + .../CodeGen/DirectX/conflicting-bitcast-insert.ll | 26 + llvm/test/CodeGen/DirectX/dxil_ver.ll | 14 + llvm/test/CodeGen/DirectX/omit-bitcast-insert.ll | 32 + llvm/test/CodeGen/DirectX/sin.ll | 43 + .../MLRegalloc/Inputs/reference-log-noml.txt | 344 +- llvm/test/CodeGen/MLRegalloc/dev-mode-logging.ll | 4 +- .../delay-slot-filler-bundled-insts-def-use.mir | 4 +- .../Mips/delay-slot-filler-bundled-insts.mir | 6 +- .../Mips/longbranch/branch-limits-fp-micromips.mir | 10 +- .../Mips/longbranch/branch-limits-fp-mips.mir | 12 +- .../Mips/longbranch/branch-limits-fp-mipsr6.mir | 8 +- .../longbranch/branch-limits-int-microMIPS.mir | 40 +- .../Mips/longbranch/branch-limits-int-mips64.mir | 36 +- .../Mips/longbranch/branch-limits-int-mips64r6.mir | 20 +- .../CodeGen/Mips/longbranch/branch-limits-int.mir | 60 +- .../CodeGen/Mips/longbranch/branch-limits-msa.mir | 60 +- .../CodeGen/PowerPC/aix_scalar_vector_permuted.ll | 86 + llvm/test/CodeGen/PowerPC/bswap-load-store.ll | 35 + .../CodeGen/PowerPC/canonical-merge-shuffles.ll | 259 + llvm/test/CodeGen/PowerPC/float-vector-gather.ll | 21 + llvm/test/CodeGen/PowerPC/load-v4i8-improved.ll | 18 +- llvm/test/CodeGen/PowerPC/pre-inc-disable.ll | 19 + llvm/test/CodeGen/PowerPC/reduce_scalarization.ll | 166 + llvm/test/CodeGen/PowerPC/scalar_vector_test_4.ll | 292 + llvm/test/CodeGen/PowerPC/vec_insert_elt.ll | 453 ++ llvm/test/CodeGen/RISCV/bittest.ll | 225 + llvm/test/CodeGen/RISCV/double-br-fcmp.ll | 1 - llvm/test/CodeGen/RISCV/float-br-fcmp.ll | 2 - llvm/test/CodeGen/RISCV/half-br-fcmp.ll | 1 - llvm/test/CodeGen/RISCV/mem.ll | 39 + llvm/test/CodeGen/RISCV/mem64.ll | 53 +- .../regalloc-last-chance-recoloring-failure.ll | 65 +- llvm/test/CodeGen/RISCV/rv32zba.ll | 52 +- llvm/test/CodeGen/RISCV/rv32zbb-zbp-zbkb.ll | 274 +- llvm/test/CodeGen/RISCV/rv32zbb.ll | 35 +- llvm/test/CodeGen/RISCV/rv32zbp-zbkb.ll | 35 +- llvm/test/CodeGen/RISCV/rv32zbp.ll | 178 +- llvm/test/CodeGen/RISCV/rv32zbs.ll | 124 +- llvm/test/CodeGen/RISCV/rv64zba.ll | 102 +- llvm/test/CodeGen/RISCV/rv64zbb-zbp-zbkb.ll | 119 +- llvm/test/CodeGen/RISCV/rv64zbs.ll | 163 +- llvm/test/CodeGen/RISCV/rvv/extract-subvector.ll | 18 +- .../CodeGen/RISCV/rvv/fixed-vector-fpext-vp.ll | 77 + .../CodeGen/RISCV/rvv/fixed-vector-segN-load.ll | 7 - .../RISCV/rvv/fixed-vector-strided-load-store.ll | 87 +- .../CodeGen/RISCV/rvv/fixed-vectors-bitreverse.ll | 4 +- llvm/test/CodeGen/RISCV/rvv/fixed-vectors-bswap.ll | 4 +- .../RISCV/rvv/fixed-vectors-fp-interleave.ll | 26 +- .../RISCV/rvv/fixed-vectors-int-exttrunc.ll | 10 +- .../RISCV/rvv/fixed-vectors-int-interleave.ll | 26 +- .../CodeGen/RISCV/rvv/fixed-vectors-int-splat.ll | 2 +- .../RISCV/rvv/fixed-vectors-reduction-fp.ll | 36 +- .../RISCV/rvv/fixed-vectors-reduction-int.ll | 48 +- .../CodeGen/RISCV/rvv/fixed-vectors-vfma-vp.ll | 76 +- .../RISCV/rvv/fixed-vectors-vreductions-mask.ll | 500 ++ llvm/test/CodeGen/RISCV/rvv/insert-subvector.ll | 4 +- llvm/test/CodeGen/RISCV/rvv/rv32-spill-zvlsseg.ll | 5 - llvm/test/CodeGen/RISCV/rvv/rv64-spill-zvlsseg.ll | 5 - llvm/test/CodeGen/RISCV/rvv/setcc-integer.ll | 34 + llvm/test/CodeGen/RISCV/rvv/sink-splat-operands.ll | 4 +- llvm/test/CodeGen/RISCV/rvv/vfma-vp.ll | 122 +- llvm/test/CodeGen/RISCV/rvv/vfpext-vp.ll | 77 + llvm/test/CodeGen/RISCV/rvv/vleff-rv32-readvl.ll | 1891 +++++ llvm/test/CodeGen/RISCV/rvv/vleff-rv64-readvl.ll | 1891 +++++ llvm/test/CodeGen/RISCV/rvv/vloxseg-rv32.ll | 2988 ++++---- llvm/test/CodeGen/RISCV/rvv/vloxseg-rv64.ll | 4240 +++++------ llvm/test/CodeGen/RISCV/rvv/vlseg-rv32.ll | 258 - llvm/test/CodeGen/RISCV/rvv/vlseg-rv64.ll | 280 - .../test/CodeGen/RISCV/rvv/vlseg2ff-rv32-readvl.ll | 732 ++ .../test/CodeGen/RISCV/rvv/vlseg2ff-rv64-readvl.ll | 732 ++ llvm/test/CodeGen/RISCV/rvv/vlsegff-rv32-dead.ll | 4 - llvm/test/CodeGen/RISCV/rvv/vlsegff-rv32.ll | 924 +-- llvm/test/CodeGen/RISCV/rvv/vlsegff-rv64-dead.ll | 4 - llvm/test/CodeGen/RISCV/rvv/vlsegff-rv64.ll | 994 +-- llvm/test/CodeGen/RISCV/rvv/vlsseg-rv32.ll | 258 - llvm/test/CodeGen/RISCV/rvv/vlsseg-rv64.ll | 280 - llvm/test/CodeGen/RISCV/rvv/vluxseg-rv32.ll | 2988 ++++---- llvm/test/CodeGen/RISCV/rvv/vluxseg-rv64.ll | 4240 +++++------ llvm/test/CodeGen/RISCV/rvv/vpgather-sdnode.ll | 26 +- llvm/test/CodeGen/RISCV/rvv/vreductions-mask.ll | 406 ++ .../CodeGen/RISCV/rvv/vsetvli-insert-crossbb.ll | 180 + .../CodeGen/RISCV/rvv/vsetvli-insert-crossbb.mir | 83 + llvm/test/CodeGen/RISCV/rvv/vsetvli-insert.ll | 9 +- llvm/test/CodeGen/RISCV/rvv/vsoxseg-rv32.ll | 5416 +++++++------- llvm/test/CodeGen/RISCV/rvv/vsoxseg-rv64.ll | 7640 ++++++++++---------- llvm/test/CodeGen/RISCV/rvv/vsseg-rv32.ll | 258 - llvm/test/CodeGen/RISCV/rvv/vsseg-rv64.ll | 280 - llvm/test/CodeGen/RISCV/rvv/vssseg-rv32.ll | 258 - llvm/test/CodeGen/RISCV/rvv/vssseg-rv64.ll | 280 - llvm/test/CodeGen/RISCV/rvv/vsuxseg-rv32.ll | 5416 +++++++------- llvm/test/CodeGen/RISCV/rvv/vsuxseg-rv64.ll | 7640 ++++++++++---------- llvm/test/CodeGen/RISCV/rvv/zvlsseg-zero-vl.ll | 12 - llvm/test/CodeGen/RISCV/switch-width.ll | 317 + llvm/test/CodeGen/Thumb2/bti-indirect-branches.ll | 1 - .../X86/2008-12-01-loop-iv-used-outside-loop.ll | 4 +- llvm/test/CodeGen/X86/SwitchLowering.ll | 4 +- llvm/test/CodeGen/X86/conditional-tailcall.ll | 96 +- llvm/test/CodeGen/X86/float-strict-powi-convert.ll | 24 + llvm/test/CodeGen/X86/peephole-test-after-add.mir | 196 + llvm/test/CodeGen/X86/ragreedy-hoist-spill.ll | 230 +- .../X86/speculative-load-hardening-indirect.ll | 37 +- llvm/test/CodeGen/X86/switch-phi-const.ll | 180 + llvm/test/CodeGen/X86/switch.ll | 2428 ++++++- .../CodeGen/X86/tail-dup-multiple-latch-loop.ll | 5 +- llvm/test/CodeGen/X86/tail-opts.ll | 12 +- .../MIR/InstrRef/deref-spills-with-size.mir | 371 + .../MIR/InstrRef/follow-spill-of-indir-value.mir | 143 + .../MIR/X86/live-debug-values-restore.mir | 13 +- .../MIR/X86/livedebugvalues_load_in_loop.mir | 2 +- .../OrcLazy/global-ctors-and-dtors.ll | 10 +- llvm/test/MC/AMDGPU/gfx10_asm_smem.s | 147 + llvm/test/MC/AMDGPU/smem.s | 46 +- llvm/test/MC/BPF/insn-unit.s | 46 +- .../test/MC/Disassembler/AMDGPU/gfx10_dasm_all.txt | 83 +- llvm/test/MC/LoongArch/Basic/Integer/invalid.s | 9 + llvm/test/MC/LoongArch/Basic/Integer/invalid64.s | 9 + llvm/test/MC/RISCV/attribute-arch-invalid.s | 3 + llvm/test/MC/RISCV/attribute-arch.s | 3 + llvm/test/MC/RISCV/rvd-aliases-valid.s | 8 +- llvm/test/MC/RISCV/rvf-aliases-valid.s | 8 +- llvm/test/Other/opt-On.ll | 1 + .../byval-through-pointer-promotion.ll | 45 + llvm/test/Transforms/ArgumentPromotion/dbg.ll | 10 +- llvm/test/Transforms/ArgumentPromotion/fp80.ll | 12 +- .../CodeGenPrepare/X86/switch-phi-const.ll | 157 + .../Transforms/CodeGenPrepare/X86/widen_switch.ll | 17 +- .../ConstraintElimination/ssub-with-overflow.ll | 146 + llvm/test/Transforms/Coroutines/coro-debug-O2.ll | 2 +- .../Coroutines/coro-frame-reuse-alloca-00.ll | 2 +- .../Coroutines/coro-frame-reuse-alloca-01.ll | 2 +- .../Coroutines/coro-frame-reuse-alloca-02.ll | 2 +- .../Coroutines/coro-frame-reuse-alloca-04.ll | 2 +- .../Coroutines/coro-frame-reuse-alloca-05.ll | 2 +- llvm/test/Transforms/DeadArgElim/fct_ptr.ll | 67 + .../Transforms/GVN/condprop-memdep-invalidation.ll | 109 + llvm/test/Transforms/GVNSink/sink-common-code.ll | 21 + .../Transforms/IndVarSimplify/post-inc-range.ll | 207 +- llvm/test/Transforms/IndVarSimplify/pr45835.ll | 75 +- llvm/test/Transforms/Inline/profile_meta_invoke.ll | 46 + .../InstCombine/AArch64/neon-min-max-intrinsics.ll | 18 +- llvm/test/Transforms/InstCombine/div.ll | 58 +- llvm/test/Transforms/InstCombine/freeze.ll | 235 +- llvm/test/Transforms/InstCombine/onehot_merge.ll | 10 +- llvm/test/Transforms/InstCombine/opaque-ptr.ll | 13 + llvm/test/Transforms/InstCombine/rem.ll | 19 +- .../InstCombine/simplify-libcalls-inreg.ll | 57 + llvm/test/Transforms/InstCombine/sub-minmax.ll | 321 +- llvm/test/Transforms/InstCombine/vec_shuffle.ll | 299 + llvm/test/Transforms/InstCombine/vector-urem.ll | 14 +- .../LoopDeletion/eval_first_iteration.ll | 23 + .../X86/interleave-opaque-pointers.ll | 38 + .../LoopVectorize/consecutive-ptr-uniforms.ll | 4 +- .../Transforms/SLPVectorizer/X86/arith-add-load.ll | 100 +- .../SLPVectorizer/X86/arith-and-const-load.ll | 82 +- .../Transforms/SLPVectorizer/X86/arith-mul-load.ll | 100 +- .../SLPVectorizer/X86/buildvector-shuffle.ll | 46 + .../Transforms/SLPVectorizer/X86/crash_7zip.ll | 22 +- .../Transforms/SLPVectorizer/X86/crash_bullet.ll | 34 +- .../Transforms/SLPVectorizer/X86/crash_bullet3.ll | 25 +- .../Transforms/SLPVectorizer/X86/crash_sim4b1.ll | 21 +- .../SLPVectorizer/X86/fptosi-inseltpoison.ll | 54 +- llvm/test/Transforms/SLPVectorizer/X86/fptosi.ll | 54 +- llvm/test/Transforms/SLPVectorizer/X86/fptoui.ll | 54 +- .../SLPVectorizer/X86/hadd-inseltpoison.ll | 14 +- llvm/test/Transforms/SLPVectorizer/X86/hadd.ll | 14 +- .../SLPVectorizer/X86/insert-after-bundle.ll | 178 +- .../Transforms/SLPVectorizer/X86/malformed_phis.ll | 150 + .../SLPVectorizer/X86/memory-runtime-checks.ll | 22 +- .../SLPVectorizer/X86/no_alternate_divrem.ll | 18 +- .../test/Transforms/SLPVectorizer/X86/odd_store.ll | 16 +- llvm/test/Transforms/SLPVectorizer/X86/pr49933.ll | 62 +- .../SLPVectorizer/X86/remark_not_all_parts.ll | 38 +- .../Transforms/SLPVectorizer/X86/reorder_phi.ll | 38 +- .../X86/reorder_with_external_users.ll | 51 + llvm/test/Transforms/SLPVectorizer/X86/saxpy.ll | 14 +- .../SLPVectorizer/X86/schedule-bundle.ll | 12 +- .../Transforms/SLPVectorizer/X86/simple-loop.ll | 48 +- .../SLPVectorizer/X86/sitofp-inseltpoison.ll | 37 +- llvm/test/Transforms/SLPVectorizer/X86/sitofp.ll | 37 +- llvm/test/Transforms/SLPVectorizer/X86/uitofp.ll | 46 +- .../SLPVectorizer/X86/vect_copyable_in_binops.ll | 266 +- .../TypePromotion/AArch64/trunc-zext-chain.ll | 2 +- llvm/test/Transforms/TypePromotion/ARM/icmps.ll | 13 + llvm/test/Transforms/TypePromotion/ARM/phis-ret.ll | 2 +- llvm/test/tools/llvm-ml/extern.asm | 17 + llvm/test/tools/llvm-ml/extern_errors.asm | 22 + llvm/test/tools/llvm-ml/indirect_branch.asm | 62 + llvm/test/tools/llvm-profgen/cs-preinline.test | 2 +- llvm/tools/opt/opt.cpp | 7 +- llvm/unittests/Analysis/BasicAliasAnalysisTest.cpp | 77 +- llvm/unittests/Analysis/CMakeLists.txt | 3 +- .../Analysis/IRSimilarityIdentifierTest.cpp | 23 + llvm/unittests/Analysis/MLModelRunnerTest.cpp | 86 + llvm/unittests/Analysis/TFUtilsTest.cpp | 32 + llvm/unittests/Support/Casting.cpp | 158 +- llvm/unittests/Support/ExtensibleRTTITest.cpp | 6 +- llvm/unittests/TableGen/ParserEntryPointTest.cpp | 21 +- llvm/utils/TableGen/CodeGenDAGPatterns.cpp | 13 +- llvm/utils/TableGen/CodeGenInstruction.cpp | 4 +- llvm/utils/TableGen/CodeGenRegisters.cpp | 7 +- llvm/utils/TableGen/CodeGenTarget.cpp | 2 +- llvm/utils/TableGen/DecoderEmitter.cpp | 7 +- llvm/utils/TableGen/PseudoLoweringEmitter.cpp | 3 +- llvm/utils/TableGen/SearchableTableEmitter.cpp | 4 +- .../TableGen/WebAssemblyDisassemblerEmitter.cpp | 7 +- llvm/utils/gn/build/toolchain/BUILD.gn | 6 +- llvm/utils/gn/secondary/clang/test/BUILD.gn | 1 + .../clang/tools/clang-fuzzer/dictionary/BUILD.gn | 4 + .../clang/tools/clang-offload-packager/BUILD.gn | 10 + .../utils/gn/secondary/clang/tools/driver/BUILD.gn | 1 + .../lldb/source/Plugins/Process/Linux/BUILD.gn | 1 + .../gn/secondary/llvm/lib/Target/AMDGPU/BUILD.gn | 1 + .../gn/secondary/llvm/unittests/Analysis/BUILD.gn | 1 + mlir/cmake/modules/AddMLIRPython.cmake | 34 +- mlir/docs/DefiningDialects.md | 366 + mlir/docs/ExtensibleDialects.md | 369 - mlir/include/mlir-c/Bindings/Python/Interop.h | 10 + .../mlir/Conversion/AMDGPUToROCDL/AMDGPUToROCDL.h | 26 + mlir/include/mlir/Conversion/Passes.h | 1 + mlir/include/mlir/Conversion/Passes.td | 16 + mlir/include/mlir/Dialect/AMDGPU/AMDGPU.td | 166 + .../NVGPUDialect.h => AMDGPU/AMDGPUDialect.h} | 15 +- mlir/include/mlir/Dialect/AMDGPU/CMakeLists.txt | 4 + .../Bufferization/IR/BufferizableOpInterface.h | 54 +- .../mlir/Dialect/Bufferization/Transforms/Passes.h | 6 + .../Dialect/Bufferization/Transforms/Passes.td | 3 + mlir/include/mlir/Dialect/CMakeLists.txt | 1 + mlir/include/mlir/Dialect/GPU/GPUBase.td | 7 - mlir/include/mlir/Dialect/GPU/GPUDialect.h | 8 - mlir/include/mlir/Dialect/GPU/GPUOps.td | 101 - mlir/include/mlir/Dialect/LLVMIR/NVVMDialect.h | 9 + mlir/include/mlir/Dialect/LLVMIR/NVVMOps.td | 8 +- mlir/include/mlir/Dialect/LLVMIR/ROCDLOps.td | 53 + .../mlir/Dialect/Linalg/IR/LinalgInterfaces.h | 8 + .../mlir/Dialect/Linalg/IR/LinalgInterfaces.td | 13 + .../mlir/Dialect/Linalg/IR/LinalgStructuredOps.td | 6 + mlir/include/mlir/Dialect/NVGPU/NVGPU.td | 127 +- mlir/include/mlir/Dialect/NVGPU/NVGPUDialect.h | 14 + mlir/include/mlir/Dialect/SCF/Utils/Utils.h | 41 +- .../Dialect/Vector/Transforms/VectorDistribution.h | 44 + mlir/include/mlir/IR/BuiltinAttributes.h | 7 +- mlir/include/mlir/IR/BuiltinAttributes.td | 17 +- mlir/include/mlir/IR/OpImplementation.h | 9 +- mlir/include/mlir/IR/Operation.h | 60 +- mlir/include/mlir/InitAllDialects.h | 2 + .../include/mlir/Target/LLVMIR/ModuleTranslation.h | 3 +- mlir/lib/Bindings/Python/ExecutionEngineModule.cpp | 1 - mlir/lib/Bindings/Python/IRCore.cpp | 1 - mlir/lib/CAPI/IR/BuiltinAttributes.cpp | 6 +- mlir/lib/CMakeLists.txt | 6 +- .../lib/Conversion/AMDGPUToROCDL/AMDGPUToROCDL.cpp | 266 + .../{NVGPUToNVVM => AMDGPUToROCDL}/CMakeLists.txt | 10 +- mlir/lib/Conversion/CMakeLists.txt | 1 + .../Conversion/GPUToNVVM/LowerGpuOpsToNVVMOps.cpp | 91 - mlir/lib/Conversion/GPUToROCDL/CMakeLists.txt | 1 + .../GPUToROCDL/LowerGpuOpsToROCDLOps.cpp | 3 + mlir/lib/Conversion/NVGPUToNVVM/CMakeLists.txt | 1 + mlir/lib/Conversion/NVGPUToNVVM/NVGPUToNVVM.cpp | 92 +- .../Complex => lib/Dialect/AMDGPU}/CMakeLists.txt | 0 mlir/lib/Dialect/AMDGPU/IR/AMDGPUDialect.cpp | 60 + mlir/lib/Dialect/AMDGPU/IR/CMakeLists.txt | 13 + mlir/lib/Dialect/Affine/IR/AffineOps.cpp | 15 +- .../Bufferization/IR/BufferizableOpInterface.cpp | 50 +- .../Transforms/BufferResultsToOutParams.cpp | 25 +- .../Dialect/Bufferization/Transforms/Bufferize.cpp | 29 +- .../Transforms/FuncBufferizableOpInterfaceImpl.cpp | 2 +- mlir/lib/Dialect/CMakeLists.txt | 1 + mlir/lib/Dialect/DLTI/DLTI.cpp | 11 +- mlir/lib/Dialect/GPU/CMakeLists.txt | 1 + mlir/lib/Dialect/GPU/IR/GPUDialect.cpp | 31 - .../lib/Dialect/GPU/Transforms/KernelOutlining.cpp | 4 +- mlir/lib/Dialect/LLVMIR/IR/LLVMDialect.cpp | 64 +- mlir/lib/Dialect/LLVMIR/IR/NVVMDialect.cpp | 2 + mlir/lib/Dialect/LLVMIR/IR/ROCDLDialect.cpp | 70 + mlir/lib/Dialect/Linalg/IR/LinalgInterfaces.cpp | 18 +- mlir/lib/Dialect/Linalg/IR/LinalgOps.cpp | 348 +- mlir/lib/Dialect/Linalg/Transforms/Hoisting.cpp | 31 +- mlir/lib/Dialect/NVGPU/IR/CMakeLists.txt | 1 + mlir/lib/Dialect/NVGPU/IR/NVGPUDialect.cpp | 61 + mlir/lib/Dialect/OpenACC/IR/OpenACC.cpp | 26 +- mlir/lib/Dialect/OpenMP/IR/OpenMPDialect.cpp | 30 +- mlir/lib/Dialect/PDL/IR/PDL.cpp | 7 +- mlir/lib/Dialect/PDLInterp/IR/PDLInterp.cpp | 7 +- .../SCF/Transforms/BufferizableOpInterfaceImpl.cpp | 4 +- mlir/lib/Dialect/SCF/Utils/Utils.cpp | 109 +- mlir/lib/Dialect/SPIRV/IR/SPIRVDialect.cpp | 30 +- mlir/lib/Dialect/Tensor/IR/TensorOps.cpp | 2 +- .../Transforms/BufferizableOpInterfaceImpl.cpp | 67 +- mlir/lib/Dialect/Vector/Transforms/CMakeLists.txt | 1 + .../Dialect/Vector/Transforms/VectorDistribute.cpp | 158 + mlir/lib/ExecutionEngine/CMakeLists.txt | 32 +- mlir/lib/IR/AsmPrinter.cpp | 23 +- mlir/lib/IR/BuiltinAttributes.cpp | 89 +- mlir/lib/Parser/AffineParser.cpp | 36 +- mlir/lib/Parser/AttributeParser.cpp | 12 +- mlir/lib/Parser/DialectSymbolParser.cpp | 6 +- mlir/lib/Parser/LocationParser.cpp | 18 +- mlir/lib/Parser/Parser.cpp | 146 +- mlir/lib/Parser/Parser.h | 16 +- mlir/lib/Parser/TypeParser.cpp | 28 +- mlir/lib/Target/LLVMIR/ModuleTranslation.cpp | 22 +- mlir/lib/Tools/PDLL/Parser/Parser.cpp | 42 +- .../Conversion/AMDGPUToROCDL/amdgpu-to-rocdl.mlir | 110 + mlir/test/Conversion/GPUToNVVM/gpu-to-nvvm.mlir | 32 - .../{mma-sync-to-nvvm.mlir => nvgpu-to-nvvm.mlir} | 38 +- mlir/test/Dialect/AMDGPU/ops.mlir | 61 + .../one-shot-module-bufferize-out-params.mlir | 39 + mlir/test/Dialect/ControlFlow/invalid.mlir | 2 +- mlir/test/Dialect/GPU/invalid.mlir | 56 - mlir/test/Dialect/GPU/ops.mlir | 12 - mlir/test/Dialect/LLVMIR/global.mlir | 2 +- mlir/test/Dialect/LLVMIR/invalid.mlir | 8 + mlir/test/Dialect/LLVMIR/nvvm.mlir | 2 + mlir/test/Dialect/LLVMIR/rocdl.mlir | 28 + mlir/test/Dialect/Linalg/bufferize.mlir | 28 + .../Linalg/canonicalize-duplicate-inputs.mlir | 172 + mlir/test/Dialect/Linalg/generalize-named-ops.mlir | 23 + mlir/test/Dialect/Linalg/invalid.mlir | 2 +- mlir/test/Dialect/NVGPU/invalid.mlir | 55 + mlir/test/Dialect/NVGPU/roundtrip.mlir | 17 +- mlir/test/Dialect/SCF/loop-unroll.mlir | 38 + mlir/test/Dialect/SPIRV/IR/control-flow-ops.mlir | 2 +- mlir/test/Dialect/SPIRV/IR/glsl-ops.mlir | 2 +- mlir/test/Dialect/SPIRV/IR/logical-ops.mlir | 10 +- mlir/test/Dialect/SPIRV/IR/memory-ops.mlir | 4 +- mlir/test/Dialect/SPIRV/IR/misc-ops.mlir | 4 +- mlir/test/Dialect/SPIRV/IR/ocl-ops.mlir | 6 +- .../Dialect/Vector/vector-warp-distribute.mlir | 54 + mlir/test/IR/invalid-locations.mlir | 6 +- mlir/test/IR/invalid.mlir | 63 +- .../{ => Dialect/Vector}/GPU/CUDA/lit.local.cfg | 0 .../Vector/GPU/CUDA/test-warp-distribute.mlir | 56 + mlir/test/Target/LLVMIR/llvmir-invalid.mlir | 12 +- mlir/test/Target/LLVMIR/llvmir.mlir | 12 + mlir/test/Target/LLVMIR/nvvmir.mlir | 2 + mlir/test/Target/LLVMIR/rocdl.mlir | 50 +- mlir/test/Transforms/scf-loop-utils.mlir | 40 - .../Transforms/scf-replace-with-new-yields.mlir | 21 + mlir/test/lib/Dialect/SCF/TestSCFUtils.cpp | 50 +- mlir/test/lib/Dialect/Test/TestDialect.cpp | 11 - mlir/test/lib/Dialect/Test/TestOps.td | 2 +- mlir/test/lib/Dialect/Vector/CMakeLists.txt | 1 + .../lib/Dialect/Vector/TestVectorTransforms.cpp | 88 + mlir/test/lit.cfg.py | 4 + mlir/test/mlir-opt/commandline.mlir | 1 + mlir/test/python/dialects/shape.py | 2 +- mlir/test/python/execution_engine.py | 32 +- mlir/tools/mlir-tblgen/OpFormatGen.cpp | 5 +- .../Interfaces/DataLayoutInterfacesTest.cpp | 5 +- mlir/unittests/TableGen/EnumsGenTest.cpp | 1 - mlir/utils/vscode/src/mlirContext.ts | 4 +- openmp/runtime/src/kmp_os.h | 23 +- polly/include/polly/LinkAllPasses.h | 16 +- polly/include/polly/ScopGraphPrinter.h | 94 + polly/lib/Analysis/ScopGraphPrinter.cpp | 323 +- polly/lib/Support/PollyPasses.def | 4 + polly/lib/Support/RegisterPasses.cpp | 21 +- polly/lib/Transform/ScheduleTreeTransform.cpp | 6 +- polly/test/ScopDetect/dot-scops-npm.ll | 100 + utils/bazel/llvm-project-overlay/llvm/config.bzl | 2 + utils/bazel/llvm-project-overlay/mlir/BUILD.bazel | 93 + .../llvm-project-overlay/mlir/test/BUILD.bazel | 1 + 1262 files changed, 64950 insertions(+), 40975 deletions(-) create mode 100644 clang-tools-extra/pseudo/benchmarks/Benchmark.cpp create mode 100644 clang-tools-extra/pseudo/benchmarks/CMakeLists.txt create mode 100644 clang/docs/ClangOffloadPackager.rst create mode 100644 clang/test/Analysis/additive-op-on-sym-int-expr.c create mode 100644 clang/test/Analysis/infeasible-crash.c create mode 100644 clang/test/Analysis/infeasible-sink.c delete mode 100644 clang/test/CodeGen/aarch64-sve-intrinsics/negative/acle_sve_asrd.c delete mode 100644 clang/test/CodeGen/aarch64-sve-intrinsics/negative/acle_sve_cadd.c delete mode 100644 clang/test/CodeGen/aarch64-sve-intrinsics/negative/acle_sve_cmla.c delete mode 100644 clang/test/CodeGen/aarch64-sve-intrinsics/negative/acle_sve_dot.c delete mode 100644 clang/test/CodeGen/aarch64-sve-intrinsics/negative/acle_sve_ext.c delete mode 100644 clang/test/CodeGen/aarch64-sve-intrinsics/negative/acle_sve_get2.c delete mode 100644 clang/test/CodeGen/aarch64-sve-intrinsics/negative/acle_sve_get3.c delete mode 100644 clang/test/CodeGen/aarch64-sve-intrinsics/negative/acle_sve_get4.c delete mode 100644 clang/test/CodeGen/aarch64-sve-intrinsics/negative/acle_sve_mla.c delete mode 100644 clang/test/CodeGen/aarch64-sve-intrinsics/negative/acle_sve_mul.c delete mode 100644 clang/test/CodeGen/aarch64-sve-intrinsics/negative/acle_sve_prfb.c delete mode 100644 clang/test/CodeGen/aarch64-sve-intrinsics/negative/acle_sve_prfd.c delete mode 100644 clang/test/CodeGen/aarch64-sve-intrinsics/negative/acle_sve_prfh.c delete mode 100644 clang/test/CodeGen/aarch64-sve-intrinsics/negative/acle_sve_prfw.c delete mode 100644 clang/test/CodeGen/aarch64-sve-intrinsics/negative/acle_sve_qdecb.c delete mode 100644 clang/test/CodeGen/aarch64-sve-intrinsics/negative/acle_sve_qdecd.c delete mode 100644 clang/test/CodeGen/aarch64-sve-intrinsics/negative/acle_sve_qdech.c delete mode 100644 clang/test/CodeGen/aarch64-sve-intrinsics/negative/acle_sve_qdecw.c delete mode 100644 clang/test/CodeGen/aarch64-sve-intrinsics/negative/acle_sve_qincb.c delete mode 100644 clang/test/CodeGen/aarch64-sve-intrinsics/negative/acle_sve_qincd.c delete mode 100644 clang/test/CodeGen/aarch64-sve-intrinsics/negative/acle_sve_qinch.c delete mode 100644 clang/test/CodeGen/aarch64-sve-intrinsics/negative/acle_sve_qincw.c delete mode 100644 clang/test/CodeGen/aarch64-sve-intrinsics/negative/acle_sve_set2.c delete mode 100644 clang/test/CodeGen/aarch64-sve-intrinsics/negative/acle_sve_set3.c delete mode 100644 clang/test/CodeGen/aarch64-sve-intrinsics/negative/acle_sve_set4.c delete mode 100644 clang/test/CodeGen/aarch64-sve-intrinsics/negative/acle_sve_svcnt.c delete mode 100644 clang/test/CodeGen/aarch64-sve-intrinsics/negative/acle_sve_svptrue.c delete mode 100644 clang/test/CodeGen/aarch64-sve-intrinsics/negative/acle_sve_tmad.c create mode 100644 clang/test/CodeGen/aarch64-svepcs.c create mode 100644 clang/test/CodeGenCUDA/noinline.cu create mode 100644 clang/test/CodeGenCUDA/offloading-entries.cu create mode 100644 clang/test/CodeGenCXX/pr54845.cpp create mode 100644 clang/test/Lexer/has_feature.cu create mode 100644 clang/test/Modules/module-file-home-is-cwd.m create mode 100644 clang/test/Modules/relative-original-dir.m create mode 100644 clang/test/Modules/relative-submodule-topheader.m create mode 100644 clang/test/Preprocessor/ext-pp-directive.c create mode 100644 clang/test/Preprocessor/line-directive-system-headers.c create mode 100644 clang/test/Sema/aarch64-sve-intrinsics/acle_sve_bfloat.cpp create mode 100644 clang/test/Sema/aarch64-sve-intrinsics/acle_sve_imm.cpp create mode 100644 clang/test/Sema/aarch64-sve-intrinsics/acle_sve_imm_lane.cpp create mode 100644 clang/test/Sema/aarch64-sve-intrinsics/acle_sve_imm_n.cpp create mode 100644 clang/test/Sema/aarch64-sve-intrinsics/acle_sve_imm_rotation.cpp rename clang/test/{CodeGen/aarch64-sve-intrinsics/negative/big_endian.c => Sema/aa [...] create mode 100644 clang/test/Sema/aarch64-sve2-intrinsics/acle_sve2.cpp create mode 100644 clang/test/Sema/aarch64-sve2-intrinsics/acle_sve2_aes_bitperm_s [...] create mode 100644 clang/test/Sema/aarch64-sve2-intrinsics/acle_sve2_bfloat.cpp create mode 100644 clang/test/Sema/aarch64-svepcs.c create mode 100644 clang/test/SemaCUDA/noinline.cu create mode 100644 clang/tools/clang-offload-packager/CMakeLists.txt create mode 100644 clang/tools/clang-offload-packager/ClangOffloadPackager.cpp create mode 100644 flang/test/Evaluate/fold-dim.f90 create mode 100644 flang/test/Evaluate/fold-mod.f90 create mode 100644 flang/test/Evaluate/fold-re-im.f90 create mode 100644 flang/test/Evaluate/fold-spacing.f90 create mode 100644 flang/test/Evaluate/fold-type.f90 create mode 100644 flang/test/Lower/OpenMP/task.f90 create mode 100644 flang/test/Lower/forall/array-constructor.f90 create mode 100644 flang/test/Semantics/data16.f90 create mode 100644 flang/test/Semantics/maxrank.f90 create mode 100644 flang/test/Semantics/structconst05.f90 copy libcxx/test/std/ranges/range.adaptors/{range.take => range.drop}/adaptor.pass [...] create mode 100644 lldb/source/Plugins/Process/Linux/IntelPTSingleBufferTrace.cpp create mode 100644 lldb/source/Plugins/Process/Linux/IntelPTSingleBufferTrace.h copy lldb/test/API/{android/platform => functionalities/dyld-exec-linux}/Makefile (100%) create mode 100644 lldb/test/API/functionalities/dyld-exec-linux/TestDyldExecLinux.py create mode 100644 lldb/test/API/functionalities/dyld-exec-linux/main.cpp delete mode 100644 lldb/unittests/Process/Linux/IntelPTCollectorTests.cpp delete mode 100644 llvm/lib/TableGen/RecordContext.h create mode 100644 llvm/lib/Target/AMDGPU/AMDGPUMFMAClustering.cpp create mode 100644 llvm/lib/Target/AMDGPU/AMDGPUMFMAClustering.h create mode 100644 llvm/lib/Target/DirectX/DXILConstants.h create mode 100644 llvm/lib/Target/DirectX/DXILOpLowering.cpp create mode 100644 llvm/lib/Target/DirectX/DXILTranslateMetadata.cpp create mode 100644 llvm/test/Bitcode/blockaddress-aggregate-users.ll create mode 100644 llvm/test/Bitcode/blockaddress-expr-users.ll create mode 100644 llvm/test/Bitcode/blockaddress-globalvalue-users.ll create mode 100644 llvm/test/Bitcode/blockaddress-nested-users.ll delete mode 100644 llvm/test/CodeGen/AArch64/fold-csel-cttz-and.ll create mode 100644 llvm/test/CodeGen/AMDGPU/llvm.amdgcn.sched.barrier.ll create mode 100644 llvm/test/CodeGen/AMDGPU/mfma-cluster-edges.mir create mode 100644 llvm/test/CodeGen/AMDGPU/mfma-cluster.mir create mode 100644 llvm/test/CodeGen/AMDGPU/sched_barrier.mir create mode 100644 llvm/test/CodeGen/BPF/objdump_fi_ri.ll create mode 100644 llvm/test/CodeGen/DirectX/conflicting-bitcast-insert.ll create mode 100644 llvm/test/CodeGen/DirectX/dxil_ver.ll create mode 100644 llvm/test/CodeGen/DirectX/omit-bitcast-insert.ll create mode 100644 llvm/test/CodeGen/DirectX/sin.ll create mode 100644 llvm/test/CodeGen/PowerPC/aix_scalar_vector_permuted.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/fixed-vector-fpext-vp.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vfpext-vp.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vleff-rv32-readvl.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vleff-rv64-readvl.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vlseg2ff-rv32-readvl.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vlseg2ff-rv64-readvl.ll create mode 100644 llvm/test/CodeGen/RISCV/switch-width.ll create mode 100644 llvm/test/CodeGen/X86/float-strict-powi-convert.ll create mode 100644 llvm/test/CodeGen/X86/peephole-test-after-add.mir create mode 100644 llvm/test/CodeGen/X86/switch-phi-const.ll create mode 100644 llvm/test/DebugInfo/MIR/InstrRef/deref-spills-with-size.mir create mode 100644 llvm/test/DebugInfo/MIR/InstrRef/follow-spill-of-indir-value.mir create mode 100644 llvm/test/Transforms/ArgumentPromotion/byval-through-pointer-pr [...] create mode 100644 llvm/test/Transforms/CodeGenPrepare/X86/switch-phi-const.ll create mode 100644 llvm/test/Transforms/DeadArgElim/fct_ptr.ll create mode 100644 llvm/test/Transforms/GVN/condprop-memdep-invalidation.ll create mode 100644 llvm/test/Transforms/Inline/profile_meta_invoke.ll create mode 100644 llvm/test/Transforms/InstCombine/simplify-libcalls-inreg.ll create mode 100644 llvm/test/Transforms/LoopVectorize/X86/interleave-opaque-pointers.ll create mode 100644 llvm/test/Transforms/SLPVectorizer/X86/reorder_with_external_users.ll create mode 100644 llvm/test/tools/llvm-ml/extern.asm create mode 100644 llvm/test/tools/llvm-ml/extern_errors.asm create mode 100644 llvm/utils/gn/secondary/clang/tools/clang-fuzzer/dictionary/BUILD.gn create mode 100644 llvm/utils/gn/secondary/clang/tools/clang-offload-packager/BUILD.gn delete mode 100644 mlir/docs/ExtensibleDialects.md create mode 100644 mlir/include/mlir/Conversion/AMDGPUToROCDL/AMDGPUToROCDL.h create mode 100644 mlir/include/mlir/Dialect/AMDGPU/AMDGPU.td copy mlir/include/mlir/Dialect/{NVGPU/NVGPUDialect.h => AMDGPU/AMDGPUDialect.h} (55%) create mode 100644 mlir/include/mlir/Dialect/AMDGPU/CMakeLists.txt create mode 100644 mlir/include/mlir/Dialect/Vector/Transforms/VectorDistribution.h create mode 100644 mlir/lib/Conversion/AMDGPUToROCDL/AMDGPUToROCDL.cpp copy mlir/lib/Conversion/{NVGPUToNVVM => AMDGPUToROCDL}/CMakeLists.txt (54%) copy mlir/{include/mlir/Dialect/Complex => lib/Dialect/AMDGPU}/CMakeLists.txt (100%) create mode 100644 mlir/lib/Dialect/AMDGPU/IR/AMDGPUDialect.cpp create mode 100644 mlir/lib/Dialect/AMDGPU/IR/CMakeLists.txt create mode 100644 mlir/lib/Dialect/Vector/Transforms/VectorDistribute.cpp create mode 100644 mlir/test/Conversion/AMDGPUToROCDL/amdgpu-to-rocdl.mlir rename mlir/test/Conversion/NVGPUToNVVM/{mma-sync-to-nvvm.mlir => nvgpu-to-nvvm.ml [...] create mode 100644 mlir/test/Dialect/AMDGPU/ops.mlir create mode 100644 mlir/test/Dialect/Bufferization/Transforms/one-shot-module-buff [...] create mode 100644 mlir/test/Dialect/NVGPU/invalid.mlir create mode 100644 mlir/test/Dialect/Vector/vector-warp-distribute.mlir copy mlir/test/Integration/{ => Dialect/Vector}/GPU/CUDA/lit.local.cfg (100%) create mode 100644 mlir/test/Integration/Dialect/Vector/GPU/CUDA/test-warp-distrib [...] delete mode 100644 mlir/test/Transforms/scf-loop-utils.mlir create mode 100644 mlir/test/Transforms/scf-replace-with-new-yields.mlir create mode 100644 polly/include/polly/ScopGraphPrinter.h create mode 100644 polly/test/ScopDetect/dot-scops-npm.ll