This is an automated email from the git hooks/post-receive script.

unknown user pushed a change to branch master in repository gcc.

from 32d1c3dd1d6 Tidy up to declarations allowing files to be built by gm2 new 553f8003ba5 vect/aarch64: Fix various sve/cond*.c failures new 7486fe153ad Add support for conditional xorsign [PR96373] new dc19993bb9e aarch64: Prevent simd tests from being optimised away new 0fd52972c60 testsuite: Two adjustments to gcc.dg/vect/complex

The 4 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference.

Summary of changes: gcc/genmatch.cc | 15 ++++++++++ gcc/match.pd | 14 +++++++++ ...st-math-bb-slp-complex-add-pattern-half-float.c | 2 +- .../complex/fast-math-complex-add-half-float.c | 4 +-- gcc/testsuite/gcc.target/aarch64/simd/vfma_f64.c | 27 ++++++----------- gcc/testsuite/gcc.target/aarch64/simd/vfms_f64.c | 27 ++++++----------- gcc/testsuite/gcc.target/aarch64/simd/vmul_f64_1.c | 12 +++++--- .../gcc.target/aarch64/simd/vmul_n_f64_1.c | 12 +++++--- .../gcc.target/aarch64/simd/vqdmlalh_laneq_s16_1.c | 20 ++++++------- .../gcc.target/aarch64/simd/vqdmlals_laneq_s32_1.c | 20 ++++++------- .../gcc.target/aarch64/simd/vqdmlslh_laneq_s16_1.c | 20 ++++++------- .../gcc.target/aarch64/simd/vqdmlsls_laneq_s32_1.c | 21 +++++++------ .../gcc.target/aarch64/simd/vqdmulhh_lane_s16.c | 15 +++++----- .../gcc.target/aarch64/simd/vqdmulhh_laneq_s16_1.c | 18 +++++++----- .../gcc.target/aarch64/simd/vqdmulhs_lane_s32.c | 33 ++++++++++++++++----- .../gcc.target/aarch64/simd/vqdmulhs_laneq_s32_1.c | 18 +++++++----- .../gcc.target/aarch64/simd/vqrdmulhh_lane_s16.c | 15 +++++----- .../aarch64/simd/vqrdmulhh_laneq_s16_1.c | 18 +++++++----- .../gcc.target/aarch64/simd/vqrdmulhs_lane_s32.c | 15 +++++----- .../aarch64/simd/vqrdmulhs_laneq_s32_1.c | 18 +++++++----- gcc/testsuite/gcc.target/aarch64/sve/cond_asrd_1.c | 2 +- gcc/testsuite/gcc.target/aarch64/sve/cond_cnot_4.c | 2 +- gcc/testsuite/gcc.target/aarch64/sve/cond_cnot_6.c | 2 +- .../gcc.target/aarch64/sve/cond_unary_5.c | 2 +- .../gcc.target/aarch64/sve/cond_unary_6.c | 2 +- gcc/testsuite/gcc.target/aarch64/sve/cond_uxt_5.c | 2 +- .../gcc.target/aarch64/sve/cond_xorsign_1.c | 34 ++++++++++++++++++++++ .../gcc.target/aarch64/sve/cond_xorsign_2.c | 17 +++++++++++ .../gcc.target/aarch64/sve/vcond_4_costly.c | 4 +-- gcc/tree-vectorizer.cc | 6 ++-- gcc/tree.cc | 33 +++++++++++++++++++++ gcc/tree.h | 1 + 32 files changed, 292 insertions(+), 159 deletions(-) create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/cond_xorsign_1.c create mode 100644 gcc/testsuite/gcc.target/aarch64/sve/cond_xorsign_2.c