This is an automated email from the git hooks/post-receive script.

unknown user pushed a change to branch master in repository gcc.

from 592bafb26eb libstdc++: Fix up <ext/pointer.h> [PR121827] new f8a1436462a RISC-V: Add patterns for vector-scalar IEEE floating-point max new 44881525799 RISC-V: Add pattern for vector-scalar widening floating-poi [...] new ff6d07960c5 RISC-V: Add pattern for vector-scalar single-width floating [...] new 1f01c51abff RISC-V: Add pattern for vector-scalar single-width floating [...] new c2048dae341 RISC-V: Add pattern for vector-scalar single-width floating [...]

The 5 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference.

Summary of changes: gcc/config/riscv/autovec-opt.md | 95 ++++- gcc/config/riscv/vector.md | 16 +- .../riscv/rvv/autovec/vls/floating-point-add-2.c | 2 +- .../riscv/rvv/autovec/vls/floating-point-add-3.c | 2 +- .../riscv/rvv/autovec/vls/floating-point-sub-2.c | 2 +- .../riscv/rvv/autovec/vls/floating-point-sub-3.c | 2 +- .../gcc.target/riscv/rvv/autovec/vx_vf/vf-1-f16.c | 8 + .../gcc.target/riscv/rvv/autovec/vx_vf/vf-1-f32.c | 8 + .../gcc.target/riscv/rvv/autovec/vx_vf/vf-1-f64.c | 6 + .../gcc.target/riscv/rvv/autovec/vx_vf/vf-2-f16.c | 6 +- .../gcc.target/riscv/rvv/autovec/vx_vf/vf-2-f32.c | 6 +- .../gcc.target/riscv/rvv/autovec/vx_vf/vf-2-f64.c | 3 + .../gcc.target/riscv/rvv/autovec/vx_vf/vf-3-f16.c | 8 + .../gcc.target/riscv/rvv/autovec/vx_vf/vf-3-f32.c | 8 + .../gcc.target/riscv/rvv/autovec/vx_vf/vf-3-f64.c | 6 + .../gcc.target/riscv/rvv/autovec/vx_vf/vf-4-f16.c | 4 + .../gcc.target/riscv/rvv/autovec/vx_vf/vf-4-f32.c | 4 + .../gcc.target/riscv/rvv/autovec/vx_vf/vf-4-f64.c | 3 + .../gcc.target/riscv/rvv/autovec/vx_vf/vf-5-f16.c | 2 + .../gcc.target/riscv/rvv/autovec/vx_vf/vf-5-f32.c | 2 + .../gcc.target/riscv/rvv/autovec/vx_vf/vf-5-f64.c | 2 + .../gcc.target/riscv/rvv/autovec/vx_vf/vf-6-f16.c | 1 + .../gcc.target/riscv/rvv/autovec/vx_vf/vf-6-f32.c | 1 + .../gcc.target/riscv/rvv/autovec/vx_vf/vf-6-f64.c | 1 + .../gcc.target/riscv/rvv/autovec/vx_vf/vf-7-f16.c | 6 +- .../gcc.target/riscv/rvv/autovec/vx_vf/vf-7-f32.c | 2 + .../gcc.target/riscv/rvv/autovec/vx_vf/vf-7-f64.c | 2 + .../gcc.target/riscv/rvv/autovec/vx_vf/vf-8-f16.c | 3 +- .../gcc.target/riscv/rvv/autovec/vx_vf/vf-8-f32.c | 3 +- .../gcc.target/riscv/rvv/autovec/vx_vf/vf-8-f64.c | 3 +- .../gcc.target/riscv/rvv/autovec/vx_vf/vf_binop.h | 34 +- .../riscv/rvv/autovec/vx_vf/vf_binop_data.h | 440 +++++++++++++++++++++ .../{vf_mulop_widen_run.h => vf_binop_widen_run.h} | 10 +- .../{vf_vfmul-run-1-f16.c => vf_vfadd-run-1-f16.c} | 4 +- .../{vf_vfmul-run-1-f32.c => vf_vfadd-run-1-f32.c} | 4 +- .../{vf_vfmul-run-1-f64.c => vf_vfadd-run-1-f64.c} | 4 +- ...vf_vfrdiv-run-1-f16.c => vf_vfrsub-run-1-f16.c} | 4 +- ...vf_vfrdiv-run-1-f32.c => vf_vfrsub-run-1-f32.c} | 4 +- ...vf_vfrdiv-run-1-f64.c => vf_vfrsub-run-1-f64.c} | 4 +- .../{vf_vfmul-run-1-f16.c => vf_vfsub-run-1-f16.c} | 4 +- .../{vf_vfmul-run-1-f32.c => vf_vfsub-run-1-f32.c} | 4 +- .../{vf_vfmul-run-1-f64.c => vf_vfsub-run-1-f64.c} | 4 +- ...f_vfwmacc-run-1-f16.c => vf_vfwmul-run-1-f16.c} | 13 +- .../riscv/rvv/autovec/vx_vf/vf_vfwmul-run-1-f32.c | 16 + 44 files changed, 710 insertions(+), 56 deletions(-) copy gcc/testsuite/gcc.target/riscv/rvv/autovec/vx_vf/{vf_mulop_widen_run.h => vf_ [...] copy gcc/testsuite/gcc.target/riscv/rvv/autovec/vx_vf/{vf_vfmul-run-1-f16.c => vf_ [...] copy gcc/testsuite/gcc.target/riscv/rvv/autovec/vx_vf/{vf_vfmul-run-1-f32.c => vf_ [...] copy gcc/testsuite/gcc.target/riscv/rvv/autovec/vx_vf/{vf_vfmul-run-1-f64.c => vf_ [...] copy gcc/testsuite/gcc.target/riscv/rvv/autovec/vx_vf/{vf_vfrdiv-run-1-f16.c => vf [...] copy gcc/testsuite/gcc.target/riscv/rvv/autovec/vx_vf/{vf_vfrdiv-run-1-f32.c => vf [...] copy gcc/testsuite/gcc.target/riscv/rvv/autovec/vx_vf/{vf_vfrdiv-run-1-f64.c => vf [...] copy gcc/testsuite/gcc.target/riscv/rvv/autovec/vx_vf/{vf_vfmul-run-1-f16.c => vf_ [...] copy gcc/testsuite/gcc.target/riscv/rvv/autovec/vx_vf/{vf_vfmul-run-1-f32.c => vf_ [...] copy gcc/testsuite/gcc.target/riscv/rvv/autovec/vx_vf/{vf_vfmul-run-1-f64.c => vf_ [...] copy gcc/testsuite/gcc.target/riscv/rvv/autovec/vx_vf/{vf_vfwmacc-run-1-f16.c => v [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/vx_vf/vf_vfwmul-run-1-f32.c