[gcc] branch master updated (1e005687dd6 -> 1e77645795f) - Tcwg-commits

20 Jul 2025


      This is an automated email from the git hooks/post-receive script.
unknown user pushed a change to branch master
in repository gcc.
from  1e005687dd6 Daily bump.
       new  c655047d3db RISC-V: Add ashiftrt operand 2 for vector avg_floor and avg_ceil
       new  1e77645795f RISC-V: Refine the test case for vector avg_floor and avg_c [...]
The 2 revisions listed above as "new" are entirely new to this
repository and will be described in separate emails.  The revisions
listed as "adds" were already present in the repository and have only
been added to this reference.
Summary of changes:
 gcc/config/riscv/autovec.md                                         | 6 ++++--
 .../gcc.target/riscv/rvv/autovec/avg_ceil-1-i16-from-i32.c          | 2 +-
 .../gcc.target/riscv/rvv/autovec/avg_ceil-1-i16-from-i64.c          | 2 +-
 .../gcc.target/riscv/rvv/autovec/avg_ceil-1-i32-from-i64.c          | 2 +-
 .../gcc.target/riscv/rvv/autovec/avg_ceil-1-i64-from-i128.c         | 2 +-
 gcc/testsuite/gcc.target/riscv/rvv/autovec/avg_ceil-1-i8-from-i16.c | 2 +-
 gcc/testsuite/gcc.target/riscv/rvv/autovec/avg_ceil-1-i8-from-i32.c | 2 +-
 gcc/testsuite/gcc.target/riscv/rvv/autovec/avg_ceil-1-i8-from-i64.c | 2 +-
 .../gcc.target/riscv/rvv/autovec/avg_floor-1-i16-from-i32.c         | 2 +-
 .../gcc.target/riscv/rvv/autovec/avg_floor-1-i16-from-i64.c         | 2 +-
 .../gcc.target/riscv/rvv/autovec/avg_floor-1-i32-from-i64.c         | 2 +-
 .../gcc.target/riscv/rvv/autovec/avg_floor-1-i64-from-i128.c        | 2 +-
 .../gcc.target/riscv/rvv/autovec/avg_floor-1-i8-from-i16.c          | 2 +-
 .../gcc.target/riscv/rvv/autovec/avg_floor-1-i8-from-i32.c          | 2 +-
 .../gcc.target/riscv/rvv/autovec/avg_floor-1-i8-from-i64.c          | 2 +-
 15 files changed, 18 insertions(+), 16 deletions(-)
-- 
To stop receiving notification emails like this one, please contact
the administrator of this repository.