This is an automated email from the git hooks/post-receive script.

tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/llvm-master-arm-stable-allmodconfig in repository toolchain/ci/llvm-project.

from fb182028361 [AMDGPU] Fix ROCm unit test memref initialization adds dd28254063f Add missing include adds 50f1d4517ae [PowerPC][AIX] Don't hardcode python invoke command line adds e06914b59bf [VectorCombine] add test for multi-use load (PR47558); NFC adds ddd9575d15a [VectorCombine] rearrange bailouts for load insert for effi [...] adds 772bd8a7d99 Revert "[CUDA][HIP] Defer overloading resolution diagnostic [...] adds 829d14ee0a6 Revert "[NFC] Refactor DiagnosticBuilder and PartialDiagnostic" adds 296e97ae8f7 [MLIR] Support for return values in Affine.For yield adds 0602e8f77f8 [MLIR][Affine] Add parametric tile size support for affine. [...] adds 3783d3bc7b3 [X86] Don't match x87 register inline asm constraints unles [...] adds 48a23bccf37 [VectorCombine] limit load+insert transform to one-use adds bea7749d036 [AArch64][GlobalISel] Make <8 x s16> and <16 x s8> legal fo [...] adds 7d5b1034837 [AArch64][GlobalISel] Widen G_EXTRACT_VECTOR_ELT element ty [...] adds 1e5b7e91aa6 [PDB] Split TypeServerSource and extend type index map lifetime adds a35c7f30769 [SVE][WIP] Implement lowering for fixed length VSELECT to Scalable adds 7e4c6fb8546 [IRSim] Adding IR Instruction Mapper adds 667762c64e0 [gn build] Port 7e4c6fb8546 adds c145a1ca259 AArch64::ArchKind's underlying type is uint64_t adds 5813fca1076 [Lsan] Use fp registers to search for pointers adds a4bb71b1c0d Disable hoisting MI to hotter basic blocks when using pgo adds 51973a607df [SCEV] Add test cases for max BTC with loop guard info. adds 59855b9d3ba [GVN] Add additional assume tests (NFC) adds 91ce8e121b7 [GVN] Use that assume(!X) implies X==false (PR47496) adds 1cee33e9dbb [LoopUnrollAndJam] Allow unroll and jam loops forced by user. adds 05d4c4ebc2f [InstCombine] Canonicalize SPF_ABS to abs intrinc adds 53ba045f488 [llvm-install-name-tool] Update the command-line guide adds 179a22e807a [NewPM] Fix pr45927.ll under NPM adds a0017c2bc25 [MemorySSA] Be more conservative when traversing MemoryPhis. adds 0ff28fa6a75 Support dwarf fission for wasm object files adds cab780a5a0e [NFC] Test Commit adds 99e865b618f [TargetRegisterInfo] Add a couple of target hooks for the g [...] adds f2f0474c93e [test] Fix FullUnroll.ll adds b04c181ed77 [AArch64] Enable implicit null check transformation adds 1c466477ad4 [RISCV] Support Shadow Call Stack adds 8069844577d [MLIR][TableGen] Automatic detection and elimination of red [...] adds b4013f9c7fe [MemorySSA] Fix an unused variable warning [NFC] adds 2c3bc918db3 [PowerPC] Implement Vector Count Mask Bits builtins in LLVM/Clang adds 6f3c0991bf9 [PowerPC] Add Set Boolean Condition Instruction Definitions [...] adds 196e2f97b71 [AArch64][GlobalISel] clang-format AArch64LegalizerInfo.cpp. NFC. adds f5898f8c2de [AArch64][GlobalISel] Make G_STORE <8 x s8> legal. adds 4926a5ee630 [lldb] Clarify docstring for SBBlock::IsInlined, NFC adds bae63742057 [mlir][shape] Add `shape.cstr_require %bool` adds ea237e2c8e5 [MLIR] Fix build failure due to https://reviews.llvm.org/D87059. adds 27f34540ea5 [scudo/standalone] Don't define test main function for Fuchsia adds 03358becbf2 [NFC][Lsan] Fix zero-sized array compilation error adds 55edf7039e2 [NFC] clang-format one line adds 2ffaa9a1732 [sanitizer] Add facility to print the full StackDepot adds f55963d501e [libc] Add implementation for hypotf adds 6e475e1288e Revert "[sanitizer] Add facility to print the full StackDepot" adds 992698cfbc8 [AArch64] Emit zext move when the source of the zext is Ass [...] adds fb92f863f68 [X86] Add some demanded bits test cases for PDEP with const [...] adds 9d54b166c2e This is a test commit adds 5a733468e09 Revert "This is a test commit" adds 8a86261c511 [FPEnv] Use typed accessors in FPOptions adds 8f09cec8c99 [AArch64] Add tests for zext pattern match with AssertZext/ [...] adds f16c4a3704f [NFC][fuzzer] Simplify StrcmpTest.cpp adds 13e19d2e7cd Revert "[InstCombine] Canonicalize SPF_ABS to abs intrinc" adds a90229d6cee [sanitizer] Add facility to print the full StackDepot adds e259f7b8826 [NFC][sanitizer] Disable a test on Windows adds c0e7f646857 [NFC][gotsan] Fix 'format' error adds 2afe4becec7 AArch64: make sure jump table entries can reach entire image adds c10200536f2 [TableGen][GlobalISel] Fix handling of zero_reg adds 4635f6050b1 [SCEV] Generalize SCEVParameterRewriter to accept SCEV expr [...] adds 5831adb8c38 Revert "[libunwind] Support for leaf function unwinding." adds 9d172c8e9c8 Recommit "[DSE] Switch to MemorySSA-backed DSE by default." adds 93fd30bac33 [mlir][Linalg] Evolve named ops to use assembly form and su [...] adds 762fbbe5369 [Polly] Update map passed to SCEVParameterReweriter. adds 09a3737384e [Test] Missing range check removal opportunity adds 7c8bb409f31 [UpdateCCTestChecks] Include generated functions if asked adds a761e81e220 [DWARFYAML][test] Use 'CHECK-NEXT:' to make checkers strict [...] adds 2d35092cd25 [DWARFYAML] Make the include_directories, file_names and op [...] adds 22b615a9659 [libunwind] Support for leaf function unwinding. adds 6690de098e4 [InstSimplify] add another test for NaN propagation; NFC adds ae36c02ad0c [AMDGPU] Set DS alignment requirements to be more strict adds 455ca0ebb69 [SLP] Allow reordering of vectorization trees with reused i [...] adds 27df1652709 Revert "[amdgpu] Lower SGPR-to-VGPR copy in the final phase [...] adds 05c02eda455 emacs: Add nofree and willreturn to list of attributes adds 751a6c5760b IR: Move denormal mode parsing from MachineFunction to Function adds 3f100e64b42 [InstSimplify] fix fmin/fmax miscompile for partial undef v [...] adds 1909b6ac0db [mlir][StandardToSPIRV] Handle vector of i1 case for loweri [...] adds c894bfd1f58 [clangd] Add option for disabling AddUsing tweak on some na [...] adds 5d1f8395be9 [AIX] Enable large code model when building with clang adds d967aaa8fa8 [DAG] BuildVectorSDNode::getSplatValue - pull out repeated [...] adds 81dce71acfa [X86][AVX] Add missing i686 broadcastm test coverage adds 22dde1f92f6 [mlir][openacc] Support Index and AnyInteger in loop op adds 88a1d402d6c [mlir][openacc] Add missing operands for acc.data operation adds 7b61b192753 [MLIR][SPIRV] Create new ctx for deserialization in roundtrips. adds 23bab1eb43d [DFSan] Add strpbrk wrapper. adds ceadd98c2fd [X86][AVX] lowerBuildVectorAsBroadcast - improve i64 BROADC [...] new 3c2e2df8d03 [MLIR][ODS] Add constBuilderCall for TypeArrayAttr new 51c5add8547 Extending Baremetal toolchain's support for the rtlib option. new cab6f5b2ab8 Use one more byte to silence a warning from Vistual C++ new 0345d88de65 [NFC][ScheduleDAG] Remove unused EntrySU SUnit new a9be2b5cb2b [libomptarget] Disable build of amdgpu plugin as it doesn't [...]

The 5 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference.

Summary of changes: clang-tools-extra/clangd/Config.h | 8 + clang-tools-extra/clangd/ConfigCompile.cpp | 19 + clang-tools-extra/clangd/ConfigFragment.h | 10 + clang-tools-extra/clangd/ConfigYAML.cpp | 10 + clang-tools-extra/clangd/Diagnostics.cpp | 2 +- .../clangd/refactor/tweaks/AddUsing.cpp | 17 + clang-tools-extra/clangd/unittests/TweakTests.cpp | 11 + clang/include/clang/AST/ASTContext.h | 5 +- clang/include/clang/AST/Attr.h | 11 +- clang/include/clang/AST/CanonicalType.h | 4 +- clang/include/clang/AST/Decl.h | 10 +- clang/include/clang/AST/DeclCXX.h | 7 +- clang/include/clang/AST/DeclarationName.h | 13 +- clang/include/clang/AST/NestedNameSpecifier.h | 4 +- clang/include/clang/AST/TemplateBase.h | 4 +- clang/include/clang/AST/TemplateName.h | 6 +- clang/include/clang/AST/Type.h | 39 +- clang/include/clang/Basic/BuiltinsPPC.def | 6 + clang/include/clang/Basic/Diagnostic.h | 143 +-- clang/include/clang/Basic/Diagnostic.td | 10 - clang/include/clang/Basic/DiagnosticAST.h | 2 +- clang/include/clang/Basic/DiagnosticAnalysis.h | 2 +- clang/include/clang/Basic/DiagnosticComment.h | 2 +- clang/include/clang/Basic/DiagnosticCrossTU.h | 2 +- clang/include/clang/Basic/DiagnosticDriver.h | 2 +- clang/include/clang/Basic/DiagnosticFrontend.h | 2 +- clang/include/clang/Basic/DiagnosticIDs.h | 12 +- clang/include/clang/Basic/DiagnosticLex.h | 2 +- clang/include/clang/Basic/DiagnosticParse.h | 2 +- clang/include/clang/Basic/DiagnosticRefactoring.h | 2 +- clang/include/clang/Basic/DiagnosticSema.h | 2 +- clang/include/clang/Basic/DiagnosticSemaKinds.td | 4 - .../include/clang/Basic/DiagnosticSerialization.h | 2 +- clang/include/clang/Basic/FPOptions.def | 2 +- clang/include/clang/Basic/LangOptions.def | 1 - clang/include/clang/Basic/LangOptions.h | 9 +- clang/include/clang/Basic/PartialDiagnostic.h | 98 +- clang/include/clang/Driver/Options.td | 3 - clang/include/clang/Sema/Ownership.h | 10 +- clang/include/clang/Sema/ParsedAttr.h | 22 +- clang/include/clang/Sema/Sema.h | 278 ++--- clang/lib/AST/ASTContext.cpp | 6 +- clang/lib/AST/DeclCXX.cpp | 9 +- clang/lib/AST/TemplateBase.cpp | 9 +- clang/lib/AST/TemplateName.cpp | 18 +- clang/lib/Basic/Diagnostic.cpp | 9 +- clang/lib/Basic/DiagnosticIDs.cpp | 17 +- clang/lib/Driver/SanitizerArgs.cpp | 6 +- clang/lib/Driver/ToolChain.cpp | 3 +- clang/lib/Driver/ToolChains/Arch/AArch64.cpp | 2 +- clang/lib/Driver/ToolChains/BareMetal.cpp | 13 +- clang/lib/Driver/ToolChains/Clang.cpp | 3 +- clang/lib/Driver/ToolChains/Cuda.cpp | 4 - clang/lib/Driver/ToolChains/HIP.cpp | 4 - clang/lib/Frontend/CompilerInvocation.cpp | 3 - clang/lib/Headers/altivec.h | 12 + clang/lib/Sema/AnalysisBasedWarnings.cpp | 2 +- clang/lib/Sema/Sema.cpp | 65 +- clang/lib/Sema/SemaAttr.cpp | 4 +- clang/lib/Sema/SemaCUDA.cpp | 90 +- clang/lib/Sema/SemaDecl.cpp | 6 +- clang/lib/Sema/SemaExprObjC.cpp | 61 +- clang/lib/Sema/SemaOpenMP.cpp | 30 +- clang/lib/Sema/SemaOverload.cpp | 11 +- clang/lib/Sema/SemaSYCL.cpp | 20 +- clang/lib/Sema/SemaStmt.cpp | 6 +- clang/lib/Sema/SemaStmtAsm.cpp | 6 +- clang/lib/Sema/SemaTemplateInstantiate.cpp | 2 +- clang/lib/Sema/SemaTemplateInstantiateDecl.cpp | 2 +- clang/lib/Sema/SemaTemplateVariadic.cpp | 4 +- clang/lib/Sema/SemaType.cpp | 3 +- clang/lib/Tooling/Syntax/Synthesis.cpp | 1 + clang/test/AST/ast-dump-fpfeatures.cpp | 14 +- clang/test/CodeGen/builtins-ppc-p10vector.c | 24 + clang/test/CodeGen/shadowcallstack-attr.c | 24 +- clang/test/CodeGen/thinlto-distributed-newpm.ll | 2 +- clang/test/CodeGenObjC/exceptions.m | 3 - clang/test/Driver/baremetal.cpp | 4 + clang/test/Driver/sanitizer-ld.c | 10 + clang/test/Driver/split-debug.c | 5 + clang/test/SemaCUDA/deferred-oeverload.cu | 78 -- clang/test/TableGen/DiagnosticBase.inc | 10 - clang/test/TableGen/deferred-diag.td | 27 - .../update_cc_test_checks/Inputs/generated-funcs.c | 31 + .../Inputs/generated-funcs.c.generated.expected | 229 ++++ .../Inputs/generated-funcs.c.no-generated.expected | 100 ++ .../update_cc_test_checks/generated-funcs.test | 12 + clang/tools/diagtool/DiagnosticNames.cpp | 2 +- clang/utils/TableGen/ClangDiagnosticsEmitter.cpp | 5 - compiler-rt/lib/dfsan/dfsan_custom.cpp | 18 + compiler-rt/lib/dfsan/done_abilist.txt | 1 + .../lib/sanitizer_common/sanitizer_stackdepot.cpp | 6 + .../lib/sanitizer_common/sanitizer_stackdepot.h | 1 + .../sanitizer_common/sanitizer_stackdepotbase.h | 20 +- .../sanitizer_stoptheworld_linux_libcdep.cpp | 65 +- .../lib/sanitizer_common/tests/CMakeLists.txt | 4 +- .../tests/sanitizer_stackdepot_test.cpp | 27 +- .../standalone/tests/scudo_unit_test_main.cpp | 8 +- compiler-rt/test/dfsan/custom.cpp | 35 + compiler-rt/test/fuzzer/StrcmpTest.cpp | 4 +- compiler-rt/test/lsan/TestCases/use_registers.cpp | 5 +- .../{use_registers.cpp => use_registers_extra.cpp} | 47 +- libc/config/linux/aarch64/entrypoints.txt | 1 + libc/config/linux/api.td | 1 + libc/config/linux/x86_64/entrypoints.txt | 1 + libc/spec/stdc.td | 2 + libc/src/math/CMakeLists.txt | 12 + libc/src/math/hypotf.cpp | 222 ++++ libc/src/math/hypotf.h | 18 + libc/test/src/math/CMakeLists.txt | 13 + libc/test/src/math/hypotf_test.cpp | 65 ++ libunwind/test/signal_unwind.pass.cpp | 1 + libunwind/test/unwind_leaffunction.pass.cpp | 1 + lld/COFF/DebugTypes.cpp | 141 +-- lld/COFF/DebugTypes.h | 20 +- lld/COFF/InputFiles.cpp | 8 +- lld/COFF/PDB.cpp | 80 +- lld/COFF/TypeMerger.h | 9 - lldb/bindings/interface/SBBlock.i | 2 +- .../unittests/Symbol/Inputs/inlined-functions.yaml | 1 - llvm/cmake/modules/HandleLLVMOptions.cmake | 2 +- llvm/docs/CommandGuide/llvm-install-name-tool.rst | 8 + llvm/include/llvm/ADT/FloatingPointMode.h | 18 + .../include/llvm/Analysis/IRSimilarityIdentifier.h | 367 ++++++ llvm/include/llvm/Analysis/MemorySSA.h | 46 +- .../llvm/Analysis/ScalarEvolutionExpressions.h | 27 +- llvm/include/llvm/Bitstream/BitstreamWriter.h | 2 +- llvm/include/llvm/CodeGen/MachineScheduler.h | 2 +- llvm/include/llvm/CodeGen/ScheduleDAG.h | 1 - llvm/include/llvm/CodeGen/TargetRegisterInfo.h | 30 + llvm/include/llvm/IR/Function.h | 4 + llvm/include/llvm/IR/IntrinsicsPowerPC.td | 14 + llvm/include/llvm/MC/MCWasmObjectWriter.h | 4 + llvm/include/llvm/Support/AArch64TargetParser.h | 4 +- .../llvm/Transforms/InstCombine/InstCombiner.h | 1 + llvm/lib/Analysis/CMakeLists.txt | 1 + llvm/lib/Analysis/IRSimilarityIdentifier.cpp | 156 +++ llvm/lib/Analysis/InstructionSimplify.cpp | 2 +- llvm/lib/Analysis/ScalarEvolutionDivision.cpp | 12 +- llvm/lib/CodeGen/AsmPrinter/DwarfCompileUnit.cpp | 5 +- llvm/lib/CodeGen/BranchRelaxation.cpp | 40 +- llvm/lib/CodeGen/ImplicitNullChecks.cpp | 66 +- llvm/lib/CodeGen/MachineFunction.cpp | 15 +- llvm/lib/CodeGen/MachineLICM.cpp | 2 +- llvm/lib/CodeGen/MachineScheduler.cpp | 7 +- llvm/lib/CodeGen/MacroFusion.cpp | 32 +- llvm/lib/CodeGen/PostRASchedulerList.cpp | 3 - llvm/lib/CodeGen/RegAllocGreedy.cpp | 7 +- llvm/lib/CodeGen/ScheduleDAG.cpp | 7 +- llvm/lib/CodeGen/ScheduleDAGInstrs.cpp | 6 +- llvm/lib/CodeGen/SelectionDAG/ScheduleDAGFast.cpp | 4 +- .../lib/CodeGen/SelectionDAG/ScheduleDAGRRList.cpp | 4 +- .../CodeGen/SelectionDAG/ScheduleDAGSDNodes.cpp | 2 - llvm/lib/CodeGen/SelectionDAG/ScheduleDAGVLIW.cpp | 3 - llvm/lib/CodeGen/SelectionDAG/SelectionDAG.cpp | 8 +- llvm/lib/IR/Function.cpp | 15 + llvm/lib/MC/MCAsmBackend.cpp | 15 +- llvm/lib/MC/MCObjectFileInfo.cpp | 35 + llvm/lib/MC/WasmObjectWriter.cpp | 345 +++--- llvm/lib/ObjectYAML/DWARFYAML.cpp | 6 +- llvm/lib/Support/AArch64TargetParser.cpp | 6 +- llvm/lib/Target/AArch64/AArch64AsmPrinter.cpp | 157 +-- llvm/lib/Target/AArch64/AArch64ISelLowering.cpp | 47 +- llvm/lib/Target/AArch64/AArch64ISelLowering.h | 7 +- llvm/lib/Target/AArch64/AArch64InstrInfo.cpp | 50 + llvm/lib/Target/AArch64/AArch64InstrInfo.h | 3 + llvm/lib/Target/AArch64/AArch64InstrInfo.td | 3 +- .../Target/AArch64/AArch64MachineFunctionInfo.h | 11 +- .../AArch64/GISel/AArch64InstructionSelector.cpp | 2 + .../Target/AArch64/GISel/AArch64LegalizerInfo.cpp | 129 ++- llvm/lib/Target/AMDGPU/GCNMinRegStrategy.cpp | 1 - llvm/lib/Target/AMDGPU/SIFoldOperands.cpp | 5 - llvm/lib/Target/AMDGPU/SIISelLowering.cpp | 77 +- llvm/lib/Target/AMDGPU/SIMachineScheduler.h | 1 - llvm/lib/Target/ARM/ARMInstructionSelector.cpp | 2 - llvm/lib/Target/PowerPC/PPCInstrPrefix.td | 39 +- llvm/lib/Target/RISCV/RISCVFrameLowering.cpp | 113 +- llvm/lib/Target/RISCV/Utils/RISCVBaseInfo.cpp | 3 + llvm/lib/Target/RISCV/Utils/RISCVBaseInfo.h | 3 + llvm/lib/Target/X86/X86ISelLowering.cpp | 44 +- .../lib/Transforms/Scalar/DeadStoreElimination.cpp | 2 +- llvm/lib/Transforms/Scalar/GVN.cpp | 5 + .../lib/Transforms/Scalar/LoopUnrollAndJamPass.cpp | 11 +- llvm/lib/Transforms/Vectorize/SLPVectorizer.cpp | 132 ++- llvm/lib/Transforms/Vectorize/VectorCombine.cpp | 16 +- llvm/test/Analysis/BasicAA/modref.ll | 1 + llvm/test/Analysis/MemorySSA/phi-translation.ll | 3 +- llvm/test/Analysis/MemorySSA/pr45927.ll | 2 +- .../max-backedge-taken-count-guard-info.ll | 55 + .../GlobalISel/legalize-extract-vector-elt.mir | 114 +- .../AArch64/GlobalISel/legalize-load-store.mir | 129 +-- .../CodeGen/AArch64/GlobalISel/legalize-shift.mir | 86 +- .../GlobalISel/regbank-extract-vector-elt.mir | 2 +- llvm/test/CodeGen/AArch64/O3-pipeline.ll | 1 + .../test/CodeGen/AArch64/arm64-assert-zext-sext.ll | 48 + llvm/test/CodeGen/AArch64/implicit-null-check.ll | 75 +- llvm/test/CodeGen/AArch64/jump-table-duplicate.mir | 188 ++++ llvm/test/CodeGen/AArch64/jump-table-exynos.ll | 12 +- llvm/test/CodeGen/AArch64/jump-table.ll | 53 + llvm/test/CodeGen/AArch64/shift_minsize.ll | 6 +- .../CodeGen/AArch64/sve-fixed-length-fp-select.ll | 317 ++++++ .../CodeGen/AArch64/sve-fixed-length-int-select.ll | 415 +++++++ llvm/test/CodeGen/AArch64/win64-jumptable.ll | 8 +- .../AMDGPU/GlobalISel/lds-misaligned-bug.ll | 25 +- .../AMDGPU/GlobalISel/legalize-load-local.mir | 719 +++++++++++- .../CodeGen/AMDGPU/GlobalISel/load-local.128.ll | 4 +- .../CodeGen/AMDGPU/GlobalISel/load-local.96.ll | 8 +- .../CodeGen/AMDGPU/GlobalISel/store-local.128.ll | 11 +- .../CodeGen/AMDGPU/GlobalISel/store-local.96.ll | 14 +- llvm/test/CodeGen/AMDGPU/ds_read2.ll | 6 +- llvm/test/CodeGen/AMDGPU/ds_write2.ll | 12 +- llvm/test/CodeGen/AMDGPU/fabs.ll | 6 +- llvm/test/CodeGen/AMDGPU/fneg-fabs.ll | 6 +- llvm/test/CodeGen/AMDGPU/lds-misaligned-bug.ll | 25 +- llvm/test/CodeGen/AMDGPU/load-local.128.ll | 4 +- llvm/test/CodeGen/AMDGPU/load-local.96.ll | 8 +- llvm/test/CodeGen/AMDGPU/opt-pipeline.ll | 14 +- llvm/test/CodeGen/AMDGPU/sgpr-copy-cse.ll | 26 - llvm/test/CodeGen/AMDGPU/store-local.128.ll | 13 +- llvm/test/CodeGen/AMDGPU/store-local.96.ll | 18 +- llvm/test/CodeGen/AMDGPU/store-local.ll | 5 +- llvm/test/CodeGen/AMDGPU/waitcnt-vscnt.ll | 4 +- llvm/test/CodeGen/AMDGPU/wqm.ll | 4 +- llvm/test/CodeGen/ARM/O3-pipeline.ll | 1 + llvm/test/CodeGen/PowerPC/aix-overflow-toc.py | 2 +- llvm/test/CodeGen/PowerPC/p10-vector-mask-ops.ll | 45 + llvm/test/CodeGen/RISCV/shadowcallstack.ll | 174 +++ llvm/test/CodeGen/X86/asm-reject-x87-int.ll | 39 + .../CodeGen/X86/avx512cd-intrinsics-fast-isel.ll | 19 +- .../CodeGen/X86/avx512vlcd-intrinsics-fast-isel.ll | 36 +- llvm/test/CodeGen/X86/bmi2-x86_64.ll | 12 + llvm/test/CodeGen/X86/bmi2.ll | 19 + llvm/test/CodeGen/X86/broadcastm-lowering.ll | 127 +-- llvm/test/CodeGen/X86/opt-pipeline.ll | 1 + llvm/test/DebugInfo/WebAssembly/fission-cu.ll | 121 ++ .../test/DebugInfo/WebAssembly/fission-sections.ll | 48 + .../Disassembler/PowerPC/ppc64-encoding-ISA31.txt | 12 + llvm/test/MC/PowerPC/ppc64-encoding-ISA31.s | 12 + llvm/test/ObjectYAML/MachO/DWARF-debug_info.yaml | 1 - llvm/test/ObjectYAML/MachO/DWARF-debug_line.yaml | 80 +- llvm/test/ObjectYAML/MachO/DWARF-pubsections.yaml | 40 +- llvm/test/ObjectYAML/MachO/DWARF5-debug_info.yaml | 1 - llvm/test/Other/new-pm-defaults.ll | 3 +- llvm/test/Other/new-pm-lto-defaults.ll | 2 + llvm/test/Other/new-pm-thinlto-defaults.ll | 3 +- llvm/test/Other/opt-O2-pipeline.ll | 7 +- llvm/test/Other/opt-O3-pipeline-enable-matrix.ll | 7 +- llvm/test/Other/opt-O3-pipeline.ll | 7 +- llvm/test/Other/opt-Os-pipeline.ll | 7 +- llvm/test/TableGen/GlobalISelEmitter-zero-reg.td | 42 + llvm/test/Transforms/Coroutines/ArgAddr.ll | 11 + llvm/test/Transforms/Coroutines/coro-retcon.ll | 1 - .../MSSA/2011-03-25-DSEMiscompile.ll | 2 +- .../MSSA/2011-09-06-EndOfFunction.ll | 2 +- .../DeadStoreElimination/MSSA/2011-09-06-MemCpy.ll | 2 +- .../MSSA/2016-07-17-UseAfterFree.ll | 2 +- .../MSSA/OverwriteStoreBegin.ll | 2 +- .../DeadStoreElimination/MSSA/OverwriteStoreEnd.ll | 2 +- .../DeadStoreElimination/MSSA/PartialStore.ll | 2 +- .../DeadStoreElimination/MSSA/PartialStore2.ll | 4 +- .../MSSA/X86/gather-null-pointer.ll | 2 +- .../MSSA/atomic-overlapping.ll | 2 +- .../DeadStoreElimination/MSSA/atomic-todo.ll | 2 +- .../Transforms/DeadStoreElimination/MSSA/atomic.ll | 2 +- .../DeadStoreElimination/MSSA/calloc-store.ll | 2 +- .../MSSA/combined-partial-overwrites.ll | 4 +- .../DeadStoreElimination/MSSA/const-pointers.ll | 2 +- .../Transforms/DeadStoreElimination/MSSA/crash.ll | 2 +- .../DeadStoreElimination/MSSA/cs-cs-aliasing.ll | 2 +- .../DeadStoreElimination/MSSA/debug-counter.ll | 8 +- .../DeadStoreElimination/MSSA/debuginfo.ll | 2 +- .../DeadStoreElimination/MSSA/dominate.ll | 2 +- .../DeadStoreElimination/MSSA/fence-todo.ll | 2 +- .../Transforms/DeadStoreElimination/MSSA/fence.ll | 2 +- .../Transforms/DeadStoreElimination/MSSA/free.ll | 2 +- .../DeadStoreElimination/MSSA/inst-limits.ll | 2 +- .../DeadStoreElimination/MSSA/int_sideeffect.ll | 2 +- .../DeadStoreElimination/MSSA/invariant.start.ll | 2 +- .../MSSA/launder.invariant.group.ll | 2 +- .../DeadStoreElimination/MSSA/libcalls.ll | 2 +- .../DeadStoreElimination/MSSA/lifetime.ll | 2 +- .../MSSA/mda-with-dbg-values.ll | 4 +- .../MSSA/memcpy-complete-overwrite.ll | 4 +- .../DeadStoreElimination/MSSA/memintrinsics.ll | 2 +- .../MSSA/memoryssa-scan-limit.ll | 8 +- .../DeadStoreElimination/MSSA/memset-and-memcpy.ll | 4 +- .../MSSA/memset-missing-debugloc.ll | 2 +- .../MSSA/memset-unknown-sizes.ll | 2 +- .../MSSA/merge-stores-big-endian.ll | 2 +- .../DeadStoreElimination/MSSA/merge-stores.ll | 2 +- .../MSSA/multiblock-captures.ll | 2 +- .../MSSA/multiblock-exceptions.ll | 2 +- .../DeadStoreElimination/MSSA/multiblock-loops.ll | 2 +- .../MSSA/multiblock-malloc-free.ll | 2 +- .../MSSA/multiblock-memintrinsics.ll | 2 +- .../MSSA/multiblock-memoryphis.ll | 2 +- .../MSSA/multiblock-multipath-throwing.ll | 2 +- .../MSSA/multiblock-multipath.ll | 2 +- .../MSSA/multiblock-overlap.ll | 4 +- .../MSSA/multiblock-partial.ll | 2 +- .../DeadStoreElimination/MSSA/multiblock-simple.ll | 2 +- .../MSSA/multiblock-throwing.ll | 2 +- .../MSSA/multiblock-unreachable.ll | 2 +- .../DeadStoreElimination/MSSA/no-targetdata.ll | 2 +- .../DeadStoreElimination/MSSA/noop-stores.ll | 4 +- .../DeadStoreElimination/MSSA/operand-bundles.ll | 2 +- .../DeadStoreElimination/MSSA/overlap.ll | 4 +- .../DeadStoreElimination/MSSA/pr11390.ll | 2 +- .../pr47285-not-overwritten-on-all-exit-paths.ll | 2 +- .../MSSA/simple-preservation.ll | 2 +- .../DeadStoreElimination/MSSA/simple-todo.ll | 4 +- .../Transforms/DeadStoreElimination/MSSA/simple.ll | 4 +- .../Transforms/DeadStoreElimination/MSSA/stats.ll | 2 +- .../DeadStoreElimination/MSSA/tail-byval.ll | 2 +- llvm/test/Transforms/GVN/assume.ll | 44 + .../IndVarSimplify/checks_against_min_value.ll | 89 ++ .../test/Transforms/InstSimplify/ConstProp/cast.ll | 10 +- llvm/test/Transforms/InstSimplify/fminmax-folds.ll | 28 +- llvm/test/Transforms/LoopUnroll/FullUnroll.ll | 4 +- .../Transforms/LoopUnrollAndJam/pragma-explicit.ll | 4 +- llvm/test/Transforms/MemCpyOpt/memcpy.ll | 3 + .../SLPVectorizer/X86/jumbled_store_crash.ll | 43 +- .../SLPVectorizer/X86/reorder_repeated_ops.ll | 7 +- .../SLPVectorizer/X86/vectorize-reorder-reuse.ll | 55 +- llvm/test/Transforms/VectorCombine/X86/load.ll | 30 + .../Inputs/aarch64_generated_funcs.ll | 63 ++ .../aarch64_generated_funcs.ll.generated.expected | 132 +++ ...aarch64_generated_funcs.ll.nogenerated.expected | 116 ++ .../Inputs/amdgpu_generated_funcs.ll | 65 ++ .../amdgpu_generated_funcs.ll.generated.expected | 94 ++ .../amdgpu_generated_funcs.ll.nogenerated.expected | 94 ++ .../Inputs/arm_generated_funcs.ll | 65 ++ .../arm_generated_funcs.ll.generated.expected | 136 +++ .../arm_generated_funcs.ll.nogenerated.expected | 136 +++ .../Inputs/hexagon_generated_funcs.ll | 65 ++ .../hexagon_generated_funcs.ll.generated.expected | 142 +++ ...hexagon_generated_funcs.ll.nogenerated.expected | 142 +++ .../Inputs/lanai_generated_funcs.ll | 65 ++ .../lanai_generated_funcs.ll.generated.expected | 137 +++ .../lanai_generated_funcs.ll.nogenerated.expected | 137 +++ .../Inputs/mips_generated_funcs.ll | 65 ++ .../mips_generated_funcs.ll.generated.expected | 150 +++ .../mips_generated_funcs.ll.nogenerated.expected | 150 +++ .../Inputs/msp430_generated_funcs.ll | 65 ++ .../msp430_generated_funcs.ll.generated.expected | 147 +++ .../msp430_generated_funcs.ll.nogenerated.expected | 147 +++ .../Inputs/ppc_generated_funcs.ll | 65 ++ .../ppc_generated_funcs.ll.generated.expected | 129 +++ .../ppc_generated_funcs.ll.nogenerated.expected | 129 +++ .../Inputs/riscv_generated_funcs.ll | 63 ++ .../riscv_generated_funcs.ll.generated.expected | 143 +++ .../riscv_generated_funcs.ll.nogenerated.expected | 131 +++ .../Inputs/sparc_generated_funcs.ll | 65 ++ .../sparc_generated_funcs.ll.generated.expected | 138 +++ .../sparc_generated_funcs.ll.nogenerated.expected | 138 +++ .../Inputs/systemz_generated_funcs.ll | 65 ++ .../systemz_generated_funcs.ll.generated.expected | 127 +++ ...systemz_generated_funcs.ll.nogenerated.expected | 127 +++ .../Inputs/wasm_generated_funcs.ll | 65 ++ .../wasm_generated_funcs.ll.generated.expected | 191 ++++ .../wasm_generated_funcs.ll.nogenerated.expected | 143 +++ .../Inputs/x86_generated_funcs.ll | 63 ++ .../x86_generated_funcs.ll.generated.expected | 132 +++ .../x86_generated_funcs.ll.nogenerated.expected | 115 ++ .../aarch64_generated_funcs.test | 17 + .../amdgpu_generated_funcs.test | 17 + .../arm_generated_funcs.test | 17 + .../hexagon_generated_funcs.test | 17 + .../lanai_generated_funcs.test | 17 + .../mips_generated_funcs.test | 17 + .../msp430_generated_funcs.test | 17 + .../ppc_generated_funcs.test | 17 + .../riscv_generated_funcs.test | 17 + .../sparc_generated_funcs.test | 17 + .../systemz_generated_funcs.test | 17 + .../wasm_generated_funcs.test | 17 + .../x86_generated_funcs.test | 17 + .../update_test_checks/Inputs/generated_funcs.ll | 34 + .../Inputs/generated_funcs.ll.generated.expected | 74 ++ .../Inputs/generated_funcs.ll.nogenerated.expected | 55 + .../update_test_checks/generated_funcs.test | 15 + .../X86/verify_attr_file_indexes.yaml | 1 - .../X86/verify_attr_file_indexes_no_files.yaml | 2 - .../llvm-gsymutil/ARM_AArch64/fat-macho-dwarf.yaml | 2 - llvm/test/tools/llvm-gsymutil/X86/mach-dwarf.yaml | 1 - .../MachO/Inputs/strip-all-with-dwarf.yaml | 1 - llvm/test/tools/yaml2obj/ELF/DWARF/debug-line.yaml | 53 +- llvm/unittests/Analysis/CMakeLists.txt | 1 + .../Analysis/IRSimilarityIdentifierTest.cpp | 1177 ++++++++++++++++++++ llvm/unittests/Analysis/ScalarEvolutionTest.cpp | 45 + llvm/unittests/Support/TargetParserTest.cpp | 8 +- llvm/utils/TableGen/CodeGenTarget.cpp | 5 + llvm/utils/TableGen/CodeGenTarget.h | 3 + llvm/utils/TableGen/GlobalISelEmitter.cpp | 32 +- llvm/utils/UpdateTestChecks/asm.py | 9 +- llvm/utils/UpdateTestChecks/common.py | 84 +- llvm/utils/emacs/llvm-mode.el | 4 +- llvm/utils/gn/secondary/llvm/lib/Analysis/BUILD.gn | 1 + .../gn/secondary/llvm/unittests/Analysis/BUILD.gn | 1 + llvm/utils/update_cc_test_checks.py | 117 +- llvm/utils/update_llc_test_checks.py | 92 +- llvm/utils/update_test_checks.py | 102 +- mlir/docs/Dialects/Linalg.md | 81 +- mlir/docs/OpDefinitions.md | 16 + mlir/include/mlir/Dialect/Affine/EDSC/Builders.h | 12 + mlir/include/mlir/Dialect/Affine/IR/AffineOps.td | 69 +- mlir/include/mlir/Dialect/Linalg/IR/LinalgOps.h | 6 +- .../mlir/Dialect/Linalg/IR/LinalgStructuredOps.td | 20 +- .../Linalg/IR/LinalgStructuredOpsInterface.td | 76 +- mlir/include/mlir/Dialect/Linalg/IR/LinalgTraits.h | 74 ++ mlir/include/mlir/Dialect/OpenACC/OpenACCOps.td | 16 +- mlir/include/mlir/Dialect/Shape/IR/ShapeBase.td | 2 - mlir/include/mlir/Dialect/Shape/IR/ShapeOps.td | 22 + mlir/include/mlir/IR/OpBase.td | 6 +- mlir/include/mlir/TableGen/OpClass.h | 297 ++++- mlir/include/mlir/Transforms/LoopUtils.h | 18 +- .../Dialect/Linalg/CPU/test-conv-1d-call.mlir | 3 +- .../Dialect/Linalg/CPU/test-conv-1d-ncw-call.mlir | 3 +- .../Dialect/Linalg/CPU/test-conv-1d-nwc-call.mlir | 3 +- .../Dialect/Linalg/CPU/test-conv-2d-call.mlir | 3 +- .../Dialect/Linalg/CPU/test-conv-2d-nchw-call.mlir | 3 +- .../Dialect/Linalg/CPU/test-conv-2d-nhwc-call.mlir | 3 +- .../Dialect/Linalg/CPU/test-conv-3d-call.mlir | 3 +- .../Linalg/CPU/test-conv-3d-ncdhw-call.mlir | 3 +- .../Linalg/CPU/test-conv-3d-ndhwc-call.mlir | 3 +- .../StandardToSPIRV/ConvertStandardToSPIRV.cpp | 19 +- mlir/lib/Dialect/Affine/EDSC/Builders.cpp | 29 +- mlir/lib/Dialect/Affine/IR/AffineOps.cpp | 174 ++- mlir/lib/Dialect/Affine/Transforms/LoopTiling.cpp | 280 +---- mlir/lib/Dialect/Linalg/IR/LinalgOps.cpp | 258 +++-- mlir/lib/Dialect/Linalg/IR/LinalgTypes.cpp | 3 + mlir/lib/Dialect/OpenACC/IR/OpenACC.cpp | 150 ++- .../SPIRV/Serialization/TranslateRegistration.cpp | 7 +- mlir/lib/Dialect/Shape/IR/Shape.cpp | 8 + mlir/lib/TableGen/OpClass.cpp | 207 +++- mlir/lib/Transforms/Utils/LoopUtils.cpp | 571 +++++++++- .../LinalgToVector/linalg-to-vector.mlir | 3 +- .../StandardToSPIRV/std-ops-to-spirv.mlir | 9 + mlir/test/Dialect/Affine/invalid.mlir | 11 + .../Dialect/Affine/loop-tiling-parametric.mlir | 275 +++++ mlir/test/Dialect/Affine/ops.mlir | 50 + mlir/test/Dialect/Linalg/affine.mlir | 6 +- mlir/test/Dialect/Linalg/canonicalize.mlir | 5 +- mlir/test/Dialect/Linalg/fold-affine-min-scf.mlir | 3 +- mlir/test/Dialect/Linalg/fusion-2-level.mlir | 6 +- mlir/test/Dialect/Linalg/fusion.mlir | 176 ++- mlir/test/Dialect/Linalg/invalid.mlir | 59 +- mlir/test/Dialect/Linalg/loops.mlir | 27 +- mlir/test/Dialect/Linalg/promote.mlir | 26 +- mlir/test/Dialect/Linalg/promotion_options.mlir | 7 +- mlir/test/Dialect/Linalg/roundtrip.mlir | 64 +- mlir/test/Dialect/Linalg/standard.mlir | 6 +- mlir/test/Dialect/Linalg/tile-and-distribute.mlir | 42 +- mlir/test/Dialect/Linalg/tile.mlir | 77 +- mlir/test/Dialect/Linalg/tile_parallel_reduce.mlir | 10 +- .../transform-patterns-matmul-to-vector.mlir | 24 +- mlir/test/Dialect/Linalg/transform-patterns.mlir | 97 +- mlir/test/Dialect/OpenACC/ops.mlir | 169 ++- mlir/test/Dialect/Shape/canonicalize.mlir | 24 + mlir/test/Dialect/Shape/ops.mlir | 6 +- mlir/test/EDSC/builder-api-test.cpp | 32 + mlir/test/IR/slice.mlir | 6 +- mlir/test/lib/Dialect/Test/TestDialect.cpp | 27 + mlir/test/lib/Dialect/Test/TestOps.td | 21 +- mlir/test/lib/Transforms/CMakeLists.txt | 1 + .../Transforms/TestAffineLoopParametricTiling.cpp | 90 ++ .../mlir-cpu-runner/linalg_integration_test.mlir | 6 +- .../mlir-linalg-ods-gen/test-linalg-ods-gen.tc | 18 +- mlir/test/mlir-tblgen/op-attribute.td | 6 +- mlir/test/mlir-tblgen/op-format-spec.td | 60 +- mlir/test/mlir-tblgen/op-format.mlir | 6 + mlir/test/mlir-tblgen/op-result.td | 2 +- .../mlir-linalg-ods-gen/mlir-linalg-ods-gen.cpp | 81 +- mlir/tools/mlir-opt/mlir-opt.cpp | 2 + mlir/tools/mlir-tblgen/OpDefinitionsGen.cpp | 593 +++++----- mlir/tools/mlir-tblgen/OpFormatGen.cpp | 151 ++- openmp/libomptarget/plugins/CMakeLists.txt | 1 - polly/lib/CodeGen/IslExprBuilder.cpp | 4 +- 478 files changed, 16300 insertions(+), 3566 deletions(-) delete mode 100644 clang/test/SemaCUDA/deferred-oeverload.cu delete mode 100644 clang/test/TableGen/deferred-diag.td create mode 100644 clang/test/utils/update_cc_test_checks/Inputs/generated-funcs.c create mode 100644 clang/test/utils/update_cc_test_checks/Inputs/generated-funcs.c [...] create mode 100644 clang/test/utils/update_cc_test_checks/Inputs/generated-funcs.c [...] create mode 100644 clang/test/utils/update_cc_test_checks/generated-funcs.test copy compiler-rt/test/lsan/TestCases/{use_registers.cpp => use_registers_extra.cpp} (75%) create mode 100644 libc/src/math/hypotf.cpp create mode 100644 libc/src/math/hypotf.h create mode 100644 libc/test/src/math/hypotf_test.cpp create mode 100644 llvm/include/llvm/Analysis/IRSimilarityIdentifier.h create mode 100644 llvm/lib/Analysis/IRSimilarityIdentifier.cpp create mode 100644 llvm/test/Analysis/ScalarEvolution/max-backedge-taken-count-gua [...] create mode 100644 llvm/test/CodeGen/AArch64/arm64-assert-zext-sext.ll create mode 100644 llvm/test/CodeGen/AArch64/jump-table-duplicate.mir create mode 100644 llvm/test/CodeGen/AArch64/sve-fixed-length-fp-select.ll create mode 100644 llvm/test/CodeGen/AArch64/sve-fixed-length-int-select.ll delete mode 100644 llvm/test/CodeGen/AMDGPU/sgpr-copy-cse.ll create mode 100644 llvm/test/CodeGen/RISCV/shadowcallstack.ll create mode 100644 llvm/test/CodeGen/X86/asm-reject-x87-int.ll create mode 100644 llvm/test/DebugInfo/WebAssembly/fission-cu.ll create mode 100644 llvm/test/DebugInfo/WebAssembly/fission-sections.ll create mode 100644 llvm/test/TableGen/GlobalISelEmitter-zero-reg.td create mode 100644 llvm/test/Transforms/GVN/assume.ll create mode 100644 llvm/test/Transforms/IndVarSimplify/checks_against_min_value.ll create mode 100644 llvm/test/tools/UpdateTestChecks/update_llc_test_checks/Inputs/ [...] create mode 100644 llvm/test/tools/UpdateTestChecks/update_llc_test_checks/Inputs/ [...] create mode 100644 llvm/test/tools/UpdateTestChecks/update_llc_test_checks/Inputs/ [...] create mode 100644 llvm/test/tools/UpdateTestChecks/update_llc_test_checks/Inputs/ [...] create mode 100644 llvm/test/tools/UpdateTestChecks/update_llc_test_checks/Inputs/ [...] create mode 100644 llvm/test/tools/UpdateTestChecks/update_llc_test_checks/Inputs/ [...] create mode 100644 llvm/test/tools/UpdateTestChecks/update_llc_test_checks/Inputs/ [...] create mode 100644 llvm/test/tools/UpdateTestChecks/update_llc_test_checks/Inputs/ [...] create mode 100644 llvm/test/tools/UpdateTestChecks/update_llc_test_checks/Inputs/ [...] create mode 100644 llvm/test/tools/UpdateTestChecks/update_llc_test_checks/Inputs/ [...] create mode 100644 llvm/test/tools/UpdateTestChecks/update_llc_test_checks/Inputs/ [...] create mode 100644 llvm/test/tools/UpdateTestChecks/update_llc_test_checks/Inputs/ [...] create mode 100644 llvm/test/tools/UpdateTestChecks/update_llc_test_checks/Inputs/ [...] create mode 100644 llvm/test/tools/UpdateTestChecks/update_llc_test_checks/Inputs/ [...] create mode 100644 llvm/test/tools/UpdateTestChecks/update_llc_test_checks/Inputs/ [...] create mode 100644 llvm/test/tools/UpdateTestChecks/update_llc_test_checks/Inputs/ [...] create mode 100644 llvm/test/tools/UpdateTestChecks/update_llc_test_checks/Inputs/ [...] create mode 100644 llvm/test/tools/UpdateTestChecks/update_llc_test_checks/Inputs/ [...] create mode 100644 llvm/test/tools/UpdateTestChecks/update_llc_test_checks/Inputs/ [...] create mode 100644 llvm/test/tools/UpdateTestChecks/update_llc_test_checks/Inputs/ [...] create mode 100644 llvm/test/tools/UpdateTestChecks/update_llc_test_checks/Inputs/ [...] create mode 100644 llvm/test/tools/UpdateTestChecks/update_llc_test_checks/Inputs/ [...] create mode 100644 llvm/test/tools/UpdateTestChecks/update_llc_test_checks/Inputs/ [...] create mode 100644 llvm/test/tools/UpdateTestChecks/update_llc_test_checks/Inputs/ [...] create mode 100644 llvm/test/tools/UpdateTestChecks/update_llc_test_checks/Inputs/ [...] create mode 100644 llvm/test/tools/UpdateTestChecks/update_llc_test_checks/Inputs/ [...] create mode 100644 llvm/test/tools/UpdateTestChecks/update_llc_test_checks/Inputs/ [...] create mode 100644 llvm/test/tools/UpdateTestChecks/update_llc_test_checks/Inputs/ [...] create mode 100644 llvm/test/tools/UpdateTestChecks/update_llc_test_checks/Inputs/ [...] create mode 100644 llvm/test/tools/UpdateTestChecks/update_llc_test_checks/Inputs/ [...] create mode 100644 llvm/test/tools/UpdateTestChecks/update_llc_test_checks/Inputs/ [...] create mode 100644 llvm/test/tools/UpdateTestChecks/update_llc_test_checks/Inputs/ [...] create mode 100644 llvm/test/tools/UpdateTestChecks/update_llc_test_checks/Inputs/ [...] create mode 100644 llvm/test/tools/UpdateTestChecks/update_llc_test_checks/Inputs/ [...] create mode 100644 llvm/test/tools/UpdateTestChecks/update_llc_test_checks/Inputs/ [...] create mode 100644 llvm/test/tools/UpdateTestChecks/update_llc_test_checks/Inputs/ [...] create mode 100644 llvm/test/tools/UpdateTestChecks/update_llc_test_checks/Inputs/ [...] create mode 100644 llvm/test/tools/UpdateTestChecks/update_llc_test_checks/Inputs/ [...] create mode 100644 llvm/test/tools/UpdateTestChecks/update_llc_test_checks/Inputs/ [...] create mode 100644 llvm/test/tools/UpdateTestChecks/update_llc_test_checks/aarch64 [...] create mode 100644 llvm/test/tools/UpdateTestChecks/update_llc_test_checks/amdgpu_ [...] create mode 100644 llvm/test/tools/UpdateTestChecks/update_llc_test_checks/arm_gen [...] create mode 100644 llvm/test/tools/UpdateTestChecks/update_llc_test_checks/hexagon [...] create mode 100644 llvm/test/tools/UpdateTestChecks/update_llc_test_checks/lanai_g [...] create mode 100644 llvm/test/tools/UpdateTestChecks/update_llc_test_checks/mips_ge [...] create mode 100644 llvm/test/tools/UpdateTestChecks/update_llc_test_checks/msp430_ [...] create mode 100644 llvm/test/tools/UpdateTestChecks/update_llc_test_checks/ppc_gen [...] create mode 100644 llvm/test/tools/UpdateTestChecks/update_llc_test_checks/riscv_g [...] create mode 100644 llvm/test/tools/UpdateTestChecks/update_llc_test_checks/sparc_g [...] create mode 100644 llvm/test/tools/UpdateTestChecks/update_llc_test_checks/systemz [...] create mode 100644 llvm/test/tools/UpdateTestChecks/update_llc_test_checks/wasm_ge [...] create mode 100644 llvm/test/tools/UpdateTestChecks/update_llc_test_checks/x86_gen [...] create mode 100644 llvm/test/tools/UpdateTestChecks/update_test_checks/Inputs/gene [...] create mode 100644 llvm/test/tools/UpdateTestChecks/update_test_checks/Inputs/gene [...] create mode 100644 llvm/test/tools/UpdateTestChecks/update_test_checks/Inputs/gene [...] create mode 100644 llvm/test/tools/UpdateTestChecks/update_test_checks/generated_f [...] create mode 100644 llvm/unittests/Analysis/IRSimilarityIdentifierTest.cpp create mode 100644 mlir/test/Dialect/Affine/loop-tiling-parametric.mlir create mode 100644 mlir/test/lib/Transforms/TestAffineLoopParametricTiling.cpp