This is an automated email from the git hooks/post-receive script.

unknown user pushed a change to branch linaro/gcc-5-branch in repository gcc.

from 0e86927 gcc/ * LINARO-VERSION: Bump version number, post snapshot. adds 0506219 gcc/ Backport from trunk r222758. 2015-05-03 Sandra Loose [...] adds d461893 gcc/ Backport from trunk r223485. 2015-05-21 Kyrylo Tkach [...] adds b3454a2 gcc/ Backport from trunk r223609. 2015-05-23 Prathamesh K [...] adds 9c9ff2b gcc/ Backport from trunk r222512. 2015-04-28 Thomas Preud [...] adds f0657a6 Merge branches/gcc-5-branch rev 228499. adds 4d7acca gcc/ Backport from trunk r223214. 2015-05-15 Kyrylo Tkach [...] adds a08066f gcc/ Backport from trunk r223795. 2015-05-28 Thomas Preud [...] adds 133fa7e gcc/ Backport from trunk r223922. 2015-06-01 Kyrylo Tkach [...] adds af12064 gcc/ Backport from trunk r223938. 2015-06-01 James Greenh [...] adds 6596a78 gcc/c/ Backport from trunk r224033. 2015-06-02 Prathamesh [...] adds 8345736 gcc/ Backport from trunk r223235. 2015-05-16 Kugan Viveka [...] adds aaebeeb gcc/ Backport from trunk r223197. 2015-05-14 Wilco Dijkst [...] adds b4048cc gcc/testsuite/ Backport from trunk r222752. 2015-05-03 Ch [...] adds c347a81 gcc/testsuite/ Backport from trunk r225374. 2015-07-03 Ch [...] adds a1f430e gcc/ Backport from trunk r224519. 2015-06-16 Matthew Waha [...] adds 5415657 gcc/ Backport from trunk r224048. 2015-06-03 Kugan Viveka [...] adds ac83fd0 gcc/c/ Backport from trunk r224083. 2015-06-03 Prathamesh [...] adds b7a44cc gcc/ Backport from trunk r224116. 2015-06-04 Kyrylo Tkach [...] adds 1bfc7ee gcc/ Backport from trunk r224148. 2015-06-05 James Greenh [...] adds 132dd58 gcc/testsuite/ Backport from trunk r224149. 2015-06-05 Ku [...] adds 2eed2c2 gcc/testsuite/ Backport from trunk r224280. 2015-06-09 Ja [...] adds 2b4b1db gcc/ Backport from trunk r224317. 2015-06-10 Ramana Radha [...] adds 922c0f1 gcc/ Backport from trunk r224476. 2015-06-14 Shiva Chen [...] adds 873a0a1 gcc/ Backport from trunk r224493. 2015-06-15 Jim Wilson [...] adds bfd702b gcc/ Backport from trunk r224506. 2015-06-16 James Greenh [...] adds 7cb5418 gcc/testsuite/ Backport from trunk r224512. 2015-06-16 Ja [...] adds 8135b57d gcc/ Backport from trunk r224898. 2015-06-24 Renlin Li <re [...] adds e96d8b4 gcc/testsuite/ Backport from trunk r224899. 2015-06-24 Ra [...] adds a9f257e gcc/ Backport from trunk r224908. 2015-06-24 Alan Lawrenc [...] adds 3083700 gcc/ Backport from trunk r224932. 2015-06-25 Ramana Radha [...] adds e486620 gcc/ Backport from trunk r224997. 2015-06-26 Ramana Radha [...] adds 519a440 gcc/ Backport from trunk r226059. 2015-07-22 Charles Bayl [...] adds b9bfe3c gcc/ Backport from trunk r225014. 2015-06-26 James Greenh [...] adds a5a9ab9 gcc/ Backport from trunk r225106. 2015-06-28 Chung-Lin Ta [...] adds 9eae570 gcc/ Backport from trunk r225108. 2015-06-29 Kugan Viveka [...] adds 46349d7 gcc/ Backport from trunk r222995, r222996. 2015-05-11 Chr [...] adds 3a09e37 gcc/ Backport from trunk r224075. 2015-06-03 Kyrylo Tkach [...] adds ff344fd gcc/ Backport from trunk r225384. 2015-07-03 James Greenh [...] adds 6e26ada gcc/ Backport from trunk r225508. 2015-07-07 Prathamesh K [...] adds 54d6293 gcc/ Backport from trunk r225721. 2015-07-12 Kugan Viveka [...] adds c126e58 gcc/ Backport from trunk r225722. 2015-07-12 Kugan Viveka [...] adds 62ad1d4 gcc/testsuite/ Backport from trunk r225814. 2015-07-15 Ky [...] adds 3d5436e gcc/ Backport from trunk r225830. 2015-07-15 Kyrylo Tkach [...] adds 60269e1 gcc/testsuite/ Backport from trunk r225892. 2015-07-16 Ky [...] adds e94a9ba gcc/ Backport from trunk r225921. 2015-07-17 Yvan Roux < [...] adds c10891b gcc/ Backport from trunk r225996. 2015-07-20 Kyrylo Tkach [...] adds d171933 gcc/ Backport from trunk r226069. 2015-07-22 James Greenh [...] adds 62caf85 gcc/ Backport from trunk r226243. 2015-07-27 Matthew Waha [...] adds 5b7f71d gcc/ Backport from trunk r226251. 2015-07-27 Alan Lawrenc [...] adds 50f39ac gcc/ Backport from trunk r226247. 2015-07-27 Wilco Dijkst [...] adds 01ba833 gcc/ Backport from trunk r226253. 2015-07-27 Wilco Dijkst [...] adds 399cf3e gcc/testsuite/ Backport from trunk r226352. 2015-07-29 Al [...] adds 908ca30 gcc/testsuite/ Backport from trunk r226353. 2015-07-29 Al [...] adds 205f976 ./ Backport from trunk r226408. 2015-07-29 Alan Lawrence [...] adds 472d0da gcc/ Backport from trunk r226528. 2015-08-03 Alexander Ba [...] adds 9c2ad6d gcc/testsuite/ Backport from trunk r223507. 2015-05-21 Sa [...] adds 76d3751 gcc/ Backport from trunk r226540. 2015-08-04 Thomas Preud [...] adds 3908255 gcc/ Backport from trunk r227407. 2015-09-02 Charles Bayl [...] adds d7aabd1 gcc/ Backport from trunk r226134. 2015-07-23 Kugan Viveka [...] adds 1348b6a gcc/ Backport from trunk r224673. 2015-06-19 Jim Wilson [...] adds 910c072 gcc/ Backport from trunk r228837. 2015-10-15 Jiong Wang [...]

No new revisions were added by this update.

Summary of changes: gcc/ChangeLog | 429 ++- gcc/DATESTAMP | 2 +- gcc/builtins.c | 3 +- gcc/c-family/ChangeLog | 11 + gcc/c-family/c-common.h | 2 + gcc/c-family/c-cppbuiltin.c | 7 +- gcc/c-family/c-ubsan.c | 1 + gcc/c-family/c.opt | 6 +- gcc/c/ChangeLog | 18 + gcc/c/c-decl.c | 21 +- gcc/c/c-typeck.c | 14 +- gcc/cfgexpand.c | 11 +- gcc/cgraphunit.c | 1 + gcc/combine.c | 90 +- gcc/config.gcc | 4 +- gcc/config.in | 8 +- gcc/config/aarch64/aarch64-arches.def | 1 + gcc/config/aarch64/aarch64-builtins.c | 30 +- gcc/config/aarch64/aarch64-cores.def | 6 +- gcc/config/aarch64/aarch64-fusion-pairs.def | 38 + gcc/config/aarch64/aarch64-option-extensions.def | 10 +- gcc/config/aarch64/aarch64-protos.h | 78 +- gcc/config/aarch64/aarch64-simd-builtins.def | 12 +- gcc/config/aarch64/aarch64-simd.md | 74 +- ...aarch64-arches.def => aarch64-tuning-flags.def} | 21 +- gcc/config/aarch64/aarch64.c | 750 ++++- gcc/config/aarch64/aarch64.h | 23 +- gcc/config/aarch64/aarch64.md | 143 +- gcc/config/aarch64/aarch64.opt | 4 + gcc/config/aarch64/arm_neon.h | 276 +- gcc/config/aarch64/atomics.md | 381 ++- gcc/config/aarch64/cortex-a57-fma-steering.c | 1099 +++++++ gcc/config/aarch64/cortex-a57-fma-steering.h | 22 + gcc/config/aarch64/iterators.md | 28 +- gcc/config/aarch64/t-aarch64 | 10 + gcc/config/arm/arm-arches.def | 3 +- gcc/config/arm/arm-builtins.c | 84 +- gcc/config/arm/arm-c.c | 224 ++ gcc/config/arm/arm-cores.def | 4 +- gcc/config/arm/arm-protos.h | 41 +- gcc/config/arm/arm-tables.opt | 31 +- gcc/config/arm/arm.c | 773 +++-- gcc/config/arm/arm.h | 183 +- gcc/config/arm/arm.md | 100 +- gcc/config/arm/arm.opt | 10 +- gcc/config/arm/arm_neon_builtins.def | 82 +- gcc/config/arm/cortex-a53.md | 2 +- gcc/config/arm/driver-arm.c | 3 + gcc/config/arm/elf.h | 1 - gcc/config/arm/neon.md | 41 +- gcc/config/arm/sync.md | 21 +- gcc/config/arm/vxworks.h | 2 +- gcc/config/c6x/c6x.c | 4 +- gcc/config/i386/i386.md | 16 +- gcc/config/i386/sol2.h | 9 +- gcc/config/nios2/nios2.c | 4 +- gcc/config/pa/pa-linux.h | 1 + gcc/config/pa/pa-protos.h | 1 + gcc/config/pa/pa.c | 85 +- gcc/config/pa/pa.md | 214 +- gcc/config/rs6000/sysv4.h | 6 - gcc/config/rs6000/sysv4le.h | 4 - gcc/config/s390/s390.c | 7 +- gcc/config/s390/vx-builtins.md | 34 +- gcc/config/sh/sh-protos.h | 28 +- gcc/config/sh/sh.c | 130 +- gcc/config/sh/sh.md | 111 +- gcc/config/sol2.h | 65 +- gcc/config/sparc/driver-sparc.c | 1 + gcc/config/sparc/sol2.h | 2 + gcc/config/sparc/sparc.c | 2 +- gcc/config/sparc/sparc.md | 26 +- gcc/config/sparc/sparc.opt | 4 +- gcc/config/sparc/sync.md | 6 +- gcc/config/sparc/t-rtems | 25 +- gcc/configure | 252 +- gcc/configure.ac | 197 +- gcc/cprop.c | 25 + gcc/cse.c | 47 +- gcc/df-problems.c | 19 +- gcc/doc/extend.texi | 2642 ++++++++-------- gcc/doc/invoke.texi | 145 +- gcc/doc/sourcebuild.texi | 3 + gcc/emit-rtl.c | 3 +- gcc/except.c | 4 +- gcc/expr.c | 10 +- gcc/fold-const.c | 12 +- gcc/fortran/ChangeLog | 41 + gcc/fortran/decl.c | 7 +- gcc/fortran/io.c | 9 + gcc/fortran/parse.c | 11 +- gcc/fortran/primary.c | 2 +- gcc/fortran/resolve.c | 23 +- gcc/fortran/trans-expr.c | 1 - gcc/function.c | 7 +- gcc/genmatch.c | 21 +- gcc/gimple-low.c | 3 +- gcc/gimple-ssa-isolate-paths.c | 9 +- gcc/ifcvt.c | 2 +- gcc/ira-color.c | 1 + gcc/ira-int.h | 2 + gcc/ira-lives.c | 4 +- gcc/ira.h | 1 - gcc/loop-invariant.c | 5 +- gcc/lra-remat.c | 10 + gcc/optabs.c | 7 +- gcc/po/ChangeLog | 4 + gcc/po/tr.po | 3252 ++------------------ gcc/regrename.c | 40 +- gcc/regrename.h | 2 +- gcc/sched-deps.c | 6 +- gcc/sel-sched.c | 4 +- gcc/simplify-rtx.c | 26 + gcc/target-globals.c | 1 + gcc/testsuite/ChangeLog | 214 ++ .../c-c++-common/Wsizeof-pointer-memaccess1.c | 1 + .../c-c++-common/Wsizeof-pointer-memaccess2.c | 1 + gcc/testsuite/c-c++-common/pr58346-1.c | 1 + gcc/testsuite/c-c++-common/transparent-union-1.c | 1 + gcc/testsuite/c-c++-common/ubsan/pr64906.c | 12 + gcc/testsuite/g++.dg/ext/pr57735.C | 3 + gcc/testsuite/g++.dg/torture/pr67055.C | 44 + gcc/testsuite/g++.dg/tree-ssa/pr66726.c | 36 + gcc/testsuite/gcc.c-torture/compile/pr66168.c | 15 + gcc/testsuite/gcc.c-torture/compile/pr67143.c | 21 + gcc/testsuite/gcc.dg/Wcxx-compat-22.c | 8 + gcc/testsuite/gcc.dg/dx-test.c | 5 + gcc/testsuite/gcc.dg/lto/pr55113_0.c | 3 +- .../aarch64 => gcc.dg}/pow-sqrt-synth-1.c | 6 +- gcc/testsuite/gcc.dg/pr49551.c | 7 + gcc/testsuite/gcc.dg/pr67029.c | 14 + gcc/testsuite/gcc.dg/pr67043.c | 32 + gcc/testsuite/gcc.dg/pr67271.c | 12 + gcc/testsuite/gcc.dg/pr67730-1.c | 16 + gcc/testsuite/gcc.dg/pr67730-2.c | 22 + gcc/testsuite/gcc.dg/pr67730.c | 11 + gcc/testsuite/gcc.dg/pr67730.h | 32 + gcc/testsuite/gcc.dg/torture/pr66793.c | 26 + gcc/testsuite/gcc.dg/torture/pr66952.c | 28 + gcc/testsuite/gcc.dg/torture/pr67121.c | 31 + gcc/testsuite/gcc.dg/torture/pr67222.c | 19 + gcc/testsuite/gcc.dg/torture/pr67442.c | 12 + gcc/testsuite/gcc.dg/torture/pr67470.c | 30 + gcc/testsuite/gcc.dg/torture/pr67619.c | 13 + gcc/testsuite/gcc.dg/torture/pr67690.c | 32 + gcc/testsuite/gcc.dg/torture/pr67769.c | 23 + gcc/testsuite/gcc.dg/torture/pr67821-2.c | 14 + gcc/testsuite/gcc.dg/torture/pr67821.c | 15 + gcc/testsuite/gcc.dg/tree-ssa/pr64130.c | 18 + gcc/testsuite/gcc.dg/tree-ssa/pr66726-2.c | 19 + gcc/testsuite/gcc.dg/tree-ssa/pr66726.c | 15 + gcc/testsuite/gcc.dg/vect/pr59354.c | 1 - gcc/testsuite/gcc.dg/vect/pr64252.c | 1 - gcc/testsuite/gcc.dg/vect/pr64404.c | 1 - gcc/testsuite/gcc.dg/vect/pr64493.c | 2 - gcc/testsuite/gcc.dg/vect/pr64495.c | 2 - gcc/testsuite/gcc.dg/vect/pr64844.c | 1 - gcc/testsuite/gcc.dg/vect/pr65518.c | 2 - gcc/testsuite/gcc.dg/vect/vect-aggressive-1.c | 1 - gcc/testsuite/gcc.target/aarch64/abs_1.c | 5 +- .../aarch64/advsimd-intrinsics/arm-neon-ref.h | 19 +- .../aarch64/advsimd-intrinsics/binary_op.inc | 17 +- .../aarch64/advsimd-intrinsics/binary_sat_op.inc | 17 +- .../aarch64/advsimd-intrinsics/unary_op.inc | 7 +- .../aarch64/advsimd-intrinsics/vXXXl.inc | 7 +- .../aarch64/advsimd-intrinsics/vXXXw.inc | 7 +- .../gcc.target/aarch64/advsimd-intrinsics/vaba.c | 31 +- .../gcc.target/aarch64/advsimd-intrinsics/vabal.c | 37 +- .../gcc.target/aarch64/advsimd-intrinsics/vabd.c | 30 +- .../gcc.target/aarch64/advsimd-intrinsics/vabdl.c | 37 +- .../gcc.target/aarch64/advsimd-intrinsics/vabs.c | 30 - .../gcc.target/aarch64/advsimd-intrinsics/vadd.c | 12 - .../gcc.target/aarch64/advsimd-intrinsics/vaddl.c | 30 - .../gcc.target/aarch64/advsimd-intrinsics/vaddw.c | 30 - .../gcc.target/aarch64/advsimd-intrinsics/vand.c | 12 - .../gcc.target/aarch64/advsimd-intrinsics/vbic.c | 12 - .../gcc.target/aarch64/advsimd-intrinsics/vcage.c | 39 - .../gcc.target/aarch64/advsimd-intrinsics/vcagt.c | 38 - .../gcc.target/aarch64/advsimd-intrinsics/vcale.c | 38 - .../gcc.target/aarch64/advsimd-intrinsics/vcalt.c | 38 - .../gcc.target/aarch64/advsimd-intrinsics/vceq.c | 30 - .../gcc.target/aarch64/advsimd-intrinsics/vcge.c | 30 - .../gcc.target/aarch64/advsimd-intrinsics/vcgt.c | 30 - .../gcc.target/aarch64/advsimd-intrinsics/vcle.c | 30 - .../gcc.target/aarch64/advsimd-intrinsics/vcls.c | 85 +- .../gcc.target/aarch64/advsimd-intrinsics/vclt.c | 30 - .../gcc.target/aarch64/advsimd-intrinsics/vclz.c | 63 +- .../gcc.target/aarch64/advsimd-intrinsics/vcnt.c | 30 +- .../aarch64/advsimd-intrinsics/vcombine.c | 26 +- .../aarch64/advsimd-intrinsics/vcreate.c | 40 +- .../gcc.target/aarch64/advsimd-intrinsics/veor.c | 12 - .../aarch64/advsimd-intrinsics/vget_high.c | 40 +- .../aarch64/advsimd-intrinsics/vget_lane.c | 125 + .../aarch64/advsimd-intrinsics/vget_low.c | 40 +- .../advsimd-intrinsics/vld2_lane_f32_indices_1.c | 16 + .../advsimd-intrinsics/vld2_lane_f64_indices_1.c | 17 + .../advsimd-intrinsics/vld2_lane_p8_indices_1.c | 16 + .../advsimd-intrinsics/vld2_lane_s16_indices_1.c | 16 + .../advsimd-intrinsics/vld2_lane_s32_indices_1.c | 16 + .../advsimd-intrinsics/vld2_lane_s64_indices_1.c | 17 + .../advsimd-intrinsics/vld2_lane_s8_indices_1.c | 16 + .../advsimd-intrinsics/vld2_lane_u16_indices_1.c | 16 + .../advsimd-intrinsics/vld2_lane_u32_indices_1.c | 16 + .../advsimd-intrinsics/vld2_lane_u64_indices_1.c | 17 + .../advsimd-intrinsics/vld2_lane_u8_indices_1.c | 16 + .../advsimd-intrinsics/vld2q_lane_f32_indices_1.c | 16 + .../advsimd-intrinsics/vld2q_lane_f64_indices_1.c | 17 + .../advsimd-intrinsics/vld2q_lane_p8_indices_1.c | 17 + .../advsimd-intrinsics/vld2q_lane_s16_indices_1.c | 16 + .../advsimd-intrinsics/vld2q_lane_s32_indices_1.c | 16 + .../advsimd-intrinsics/vld2q_lane_s64_indices_1.c | 17 + .../advsimd-intrinsics/vld2q_lane_s8_indices_1.c | 17 + .../advsimd-intrinsics/vld2q_lane_u16_indices_1.c | 16 + .../advsimd-intrinsics/vld2q_lane_u32_indices_1.c | 16 + .../advsimd-intrinsics/vld2q_lane_u64_indices_1.c | 17 + .../advsimd-intrinsics/vld2q_lane_u8_indices_1.c | 17 + .../advsimd-intrinsics/vld3_lane_f32_indices_1.c | 16 + .../advsimd-intrinsics/vld3_lane_f64_indices_1.c | 17 + .../advsimd-intrinsics/vld3_lane_p8_indices_1.c | 16 + .../advsimd-intrinsics/vld3_lane_s16_indices_1.c | 16 + .../advsimd-intrinsics/vld3_lane_s32_indices_1.c | 16 + .../advsimd-intrinsics/vld3_lane_s64_indices_1.c | 17 + .../advsimd-intrinsics/vld3_lane_s8_indices_1.c | 16 + .../advsimd-intrinsics/vld3_lane_u16_indices_1.c | 16 + .../advsimd-intrinsics/vld3_lane_u32_indices_1.c | 16 + .../advsimd-intrinsics/vld3_lane_u64_indices_1.c | 17 + .../advsimd-intrinsics/vld3_lane_u8_indices_1.c | 16 + .../advsimd-intrinsics/vld3q_lane_f32_indices_1.c | 16 + .../advsimd-intrinsics/vld3q_lane_f64_indices_1.c | 17 + .../advsimd-intrinsics/vld3q_lane_p8_indices_1.c | 17 + .../advsimd-intrinsics/vld3q_lane_s16_indices_1.c | 16 + .../advsimd-intrinsics/vld3q_lane_s32_indices_1.c | 16 + .../advsimd-intrinsics/vld3q_lane_s64_indices_1.c | 17 + .../advsimd-intrinsics/vld3q_lane_s8_indices_1.c | 17 + .../advsimd-intrinsics/vld3q_lane_u16_indices_1.c | 16 + .../advsimd-intrinsics/vld3q_lane_u32_indices_1.c | 16 + .../advsimd-intrinsics/vld3q_lane_u64_indices_1.c | 17 + .../advsimd-intrinsics/vld3q_lane_u8_indices_1.c | 17 + .../advsimd-intrinsics/vld4_lane_f32_indices_1.c | 16 + .../advsimd-intrinsics/vld4_lane_f64_indices_1.c | 17 + .../advsimd-intrinsics/vld4_lane_p8_indices_1.c | 16 + .../advsimd-intrinsics/vld4_lane_s16_indices_1.c | 16 + .../advsimd-intrinsics/vld4_lane_s32_indices_1.c | 16 + .../advsimd-intrinsics/vld4_lane_s64_indices_1.c | 17 + .../advsimd-intrinsics/vld4_lane_s8_indices_1.c | 16 + .../advsimd-intrinsics/vld4_lane_u16_indices_1.c | 16 + .../advsimd-intrinsics/vld4_lane_u32_indices_1.c | 16 + .../advsimd-intrinsics/vld4_lane_u64_indices_1.c | 17 + .../advsimd-intrinsics/vld4_lane_u8_indices_1.c | 16 + .../advsimd-intrinsics/vld4q_lane_f32_indices_1.c | 16 + .../advsimd-intrinsics/vld4q_lane_f64_indices_1.c | 17 + .../advsimd-intrinsics/vld4q_lane_p8_indices_1.c | 17 + .../advsimd-intrinsics/vld4q_lane_s16_indices_1.c | 16 + .../advsimd-intrinsics/vld4q_lane_s32_indices_1.c | 16 + .../advsimd-intrinsics/vld4q_lane_s64_indices_1.c | 17 + .../advsimd-intrinsics/vld4q_lane_s8_indices_1.c | 17 + .../advsimd-intrinsics/vld4q_lane_u16_indices_1.c | 16 + .../advsimd-intrinsics/vld4q_lane_u32_indices_1.c | 16 + .../advsimd-intrinsics/vld4q_lane_u64_indices_1.c | 17 + .../advsimd-intrinsics/vld4q_lane_u8_indices_1.c | 17 + .../gcc.target/aarch64/advsimd-intrinsics/vldX.c | 80 +- .../aarch64/advsimd-intrinsics/vldX_dup.c | 284 +- .../aarch64/advsimd-intrinsics/vldX_lane.c | 200 +- .../gcc.target/aarch64/advsimd-intrinsics/vmul.c | 26 +- .../gcc.target/aarch64/advsimd-intrinsics/vneg.c | 30 - .../gcc.target/aarch64/advsimd-intrinsics/vorn.c | 12 - .../gcc.target/aarch64/advsimd-intrinsics/vorr.c | 12 - .../gcc.target/aarch64/advsimd-intrinsics/vqabs.c | 29 - .../gcc.target/aarch64/advsimd-intrinsics/vqadd.c | 12 - .../gcc.target/aarch64/advsimd-intrinsics/vqneg.c | 29 - .../gcc.target/aarch64/advsimd-intrinsics/vqsub.c | 12 - .../gcc.target/aarch64/advsimd-intrinsics/vrecpe.c | 154 + .../gcc.target/aarch64/advsimd-intrinsics/vrecps.c | 117 + .../aarch64/advsimd-intrinsics/vreinterpret.c | 741 +++++ .../gcc.target/aarch64/advsimd-intrinsics/vrev.c | 200 ++ .../gcc.target/aarch64/advsimd-intrinsics/vrshl.c | 627 ++++ .../aarch64/advsimd-intrinsics/vrshr_n.c | 504 +++ .../aarch64/advsimd-intrinsics/vrshrn_n.c | 143 + .../aarch64/advsimd-intrinsics/vrsqrte.c | 157 + .../aarch64/advsimd-intrinsics/vrsqrts.c | 118 + .../aarch64/advsimd-intrinsics/vrsra_n.c | 553 ++++ .../aarch64/advsimd-intrinsics/vsXi_n.inc | 19 +- .../aarch64/advsimd-intrinsics/vset_lane.c | 99 + .../gcc.target/aarch64/advsimd-intrinsics/vshl.c | 99 +- .../gcc.target/aarch64/advsimd-intrinsics/vshl_n.c | 96 + .../aarch64/advsimd-intrinsics/vshll_n.c | 56 + .../gcc.target/aarch64/advsimd-intrinsics/vshr_n.c | 95 + .../aarch64/advsimd-intrinsics/vshrn_n.c | 70 + .../aarch64/advsimd-intrinsics/vshuffle.inc | 29 +- .../gcc.target/aarch64/advsimd-intrinsics/vsli_n.c | 26 +- .../gcc.target/aarch64/advsimd-intrinsics/vsra_n.c | 117 + .../gcc.target/aarch64/advsimd-intrinsics/vsri_n.c | 26 +- .../aarch64/advsimd-intrinsics/vst1_lane.c | 93 + .../advsimd-intrinsics/vst2_lane_f32_indices_1.c | 15 + .../advsimd-intrinsics/vst2_lane_f64_indices_1.c | 16 + .../advsimd-intrinsics/vst2_lane_p8_indices_1.c | 15 + .../advsimd-intrinsics/vst2_lane_s16_indices_1.c | 15 + .../advsimd-intrinsics/vst2_lane_s32_indices_1.c | 15 + .../advsimd-intrinsics/vst2_lane_s64_indices_1.c | 16 + .../advsimd-intrinsics/vst2_lane_s8_indices_1.c | 15 + .../advsimd-intrinsics/vst2_lane_u16_indices_1.c | 15 + .../advsimd-intrinsics/vst2_lane_u32_indices_1.c | 15 + .../advsimd-intrinsics/vst2_lane_u64_indices_1.c | 16 + .../advsimd-intrinsics/vst2_lane_u8_indices_1.c | 15 + .../advsimd-intrinsics/vst2q_lane_f32_indices_1.c | 15 + .../advsimd-intrinsics/vst2q_lane_f64_indices_1.c | 16 + .../advsimd-intrinsics/vst2q_lane_p8_indices_1.c | 16 + .../advsimd-intrinsics/vst2q_lane_s16_indices_1.c | 15 + .../advsimd-intrinsics/vst2q_lane_s32_indices_1.c | 15 + .../advsimd-intrinsics/vst2q_lane_s64_indices_1.c | 16 + .../advsimd-intrinsics/vst2q_lane_s8_indices_1.c | 16 + .../advsimd-intrinsics/vst2q_lane_u16_indices_1.c | 15 + .../advsimd-intrinsics/vst2q_lane_u32_indices_1.c | 15 + .../advsimd-intrinsics/vst2q_lane_u64_indices_1.c | 16 + .../advsimd-intrinsics/vst2q_lane_u8_indices_1.c | 16 + .../advsimd-intrinsics/vst3_lane_f32_indices_1.c | 15 + .../advsimd-intrinsics/vst3_lane_f64_indices_1.c | 16 + .../advsimd-intrinsics/vst3_lane_p8_indices_1.c | 15 + .../advsimd-intrinsics/vst3_lane_s16_indices_1.c | 15 + .../advsimd-intrinsics/vst3_lane_s32_indices_1.c | 15 + .../advsimd-intrinsics/vst3_lane_s64_indices_1.c | 16 + .../advsimd-intrinsics/vst3_lane_s8_indices_1.c | 15 + .../advsimd-intrinsics/vst3_lane_u16_indices_1.c | 15 + .../advsimd-intrinsics/vst3_lane_u32_indices_1.c | 15 + .../advsimd-intrinsics/vst3_lane_u64_indices_1.c | 16 + .../advsimd-intrinsics/vst3_lane_u8_indices_1.c | 15 + .../advsimd-intrinsics/vst3q_lane_f32_indices_1.c | 15 + .../advsimd-intrinsics/vst3q_lane_f64_indices_1.c | 16 + .../advsimd-intrinsics/vst3q_lane_p8_indices_1.c | 16 + .../advsimd-intrinsics/vst3q_lane_s16_indices_1.c | 15 + .../advsimd-intrinsics/vst3q_lane_s32_indices_1.c | 15 + .../advsimd-intrinsics/vst3q_lane_s64_indices_1.c | 16 + .../advsimd-intrinsics/vst3q_lane_s8_indices_1.c | 16 + .../advsimd-intrinsics/vst3q_lane_u16_indices_1.c | 15 + .../advsimd-intrinsics/vst3q_lane_u32_indices_1.c | 15 + .../advsimd-intrinsics/vst3q_lane_u64_indices_1.c | 16 + .../advsimd-intrinsics/vst3q_lane_u8_indices_1.c | 16 + .../advsimd-intrinsics/vst4_lane_f32_indices_1.c | 15 + .../advsimd-intrinsics/vst4_lane_f64_indices_1.c | 16 + .../advsimd-intrinsics/vst4_lane_p8_indices_1.c | 15 + .../advsimd-intrinsics/vst4_lane_s16_indices_1.c | 15 + .../advsimd-intrinsics/vst4_lane_s32_indices_1.c | 15 + .../advsimd-intrinsics/vst4_lane_s64_indices_1.c | 16 + .../advsimd-intrinsics/vst4_lane_s8_indices_1.c | 15 + .../advsimd-intrinsics/vst4_lane_u16_indices_1.c | 15 + .../advsimd-intrinsics/vst4_lane_u32_indices_1.c | 15 + .../advsimd-intrinsics/vst4_lane_u64_indices_1.c | 16 + .../advsimd-intrinsics/vst4_lane_u8_indices_1.c | 15 + .../advsimd-intrinsics/vst4q_lane_f32_indices_1.c | 15 + .../advsimd-intrinsics/vst4q_lane_f64_indices_1.c | 16 + .../advsimd-intrinsics/vst4q_lane_p8_indices_1.c | 16 + .../advsimd-intrinsics/vst4q_lane_s16_indices_1.c | 15 + .../advsimd-intrinsics/vst4q_lane_s32_indices_1.c | 15 + .../advsimd-intrinsics/vst4q_lane_s64_indices_1.c | 16 + .../advsimd-intrinsics/vst4q_lane_s8_indices_1.c | 16 + .../advsimd-intrinsics/vst4q_lane_u16_indices_1.c | 15 + .../advsimd-intrinsics/vst4q_lane_u32_indices_1.c | 15 + .../advsimd-intrinsics/vst4q_lane_u64_indices_1.c | 16 + .../advsimd-intrinsics/vst4q_lane_u8_indices_1.c | 16 + .../aarch64/advsimd-intrinsics/vstX_lane.c | 578 ++++ .../gcc.target/aarch64/advsimd-intrinsics/vsub.c | 12 - .../gcc.target/aarch64/advsimd-intrinsics/vsubl.c | 30 - .../gcc.target/aarch64/advsimd-intrinsics/vsubw.c | 30 - .../gcc.target/aarch64/advsimd-intrinsics/vtbX.c | 289 ++ .../gcc.target/aarch64/advsimd-intrinsics/vtrn.c | 12 - .../gcc.target/aarch64/advsimd-intrinsics/vtst.c | 120 + .../gcc.target/aarch64/advsimd-intrinsics/vuzp.c | 12 - .../gcc.target/aarch64/advsimd-intrinsics/vzip.c | 12 - .../gcc.target/aarch64/arm_align_max_pwr.c | 15 + .../gcc.target/aarch64/arm_align_max_stack_pwr.c | 15 + gcc/testsuite/gcc.target/aarch64/atomic-inst-cas.c | 61 + .../gcc.target/aarch64/atomic-inst-ldadd.c | 87 + .../gcc.target/aarch64/atomic-inst-ldlogic.c | 155 + .../gcc.target/aarch64/atomic-inst-ops.inc | 66 + gcc/testsuite/gcc.target/aarch64/atomic-inst-swp.c | 44 + gcc/testsuite/gcc.target/aarch64/atomic-op-imm.c | 14 +- .../aarch64/{fmovd-zero.c => fmovd-zero-mem.c} | 2 +- gcc/testsuite/gcc.target/aarch64/fmovd-zero-reg.c | 11 + .../aarch64/{fmovf-zero.c => fmovf-zero-mem.c} | 2 +- .../gcc.target/aarch64/{clz.c => fmovf-zero-reg.c} | 8 +- gcc/testsuite/gcc.target/aarch64/fmovld-zero-mem.c | 10 + gcc/testsuite/gcc.target/aarch64/fmovld-zero-reg.c | 11 + gcc/testsuite/gcc.target/aarch64/mgeneral-regs_1.c | 10 + gcc/testsuite/gcc.target/aarch64/mgeneral-regs_2.c | 15 + gcc/testsuite/gcc.target/aarch64/mgeneral-regs_3.c | 11 + gcc/testsuite/gcc.target/aarch64/neg_abs_1.c | 17 + gcc/testsuite/gcc.target/aarch64/nofp_1.c | 19 + gcc/testsuite/gcc.target/aarch64/vld1-vst1_1.c | 1 + gcc/testsuite/gcc.target/aarch64/vld1_lane.c | 29 +- gcc/testsuite/gcc.target/arm/attr_arm-err.c | 13 + gcc/testsuite/gcc.target/arm/attr_arm.c | 11 + gcc/testsuite/gcc.target/arm/attr_thumb-static.c | 25 + gcc/testsuite/gcc.target/arm/attr_thumb-static2.c | 40 + gcc/testsuite/gcc.target/arm/attr_thumb.c | 15 + .../gcc.target/arm/fixed_float_conversion.c | 1 + gcc/testsuite/gcc.target/arm/flip-thumb.c | 26 + gcc/testsuite/gcc.target/arm/maskdata.c | 15 + gcc/testsuite/gcc.target/arm/memset-inline-10.c | 2 + gcc/testsuite/gcc.target/arm/neon-reload-class.c | 2 +- gcc/testsuite/gcc.target/arm/no-volatile-in-it.c | 1 + gcc/testsuite/gcc.target/arm/pr43404.c | 10 + gcc/testsuite/gcc.target/arm/pr48470.c | 11 + gcc/testsuite/gcc.target/arm/pr58784.c | 2 + gcc/testsuite/gcc.target/arm/pr59985.C | 1 + gcc/testsuite/gcc.target/arm/pr64744-1.c | 40 + gcc/testsuite/gcc.target/arm/pr64744-2.c | 13 + gcc/testsuite/gcc.target/arm/pr65647.c | 2 + gcc/testsuite/gcc.target/arm/pr67439_1.c | 11 + gcc/testsuite/gcc.target/arm/pragma_attribute.c | 35 + .../pr41917.c => gcc.target/arm/reg_equal_test.c} | 5 +- gcc/testsuite/gcc.target/arm/scd42-1.c | 3 +- gcc/testsuite/gcc.target/arm/scd42-3.c | 3 +- gcc/testsuite/gcc.target/arm/short-it-ifcvt-1.c | 23 + gcc/testsuite/gcc.target/arm/short-it-ifcvt-2.c | 21 + gcc/testsuite/gcc.target/arm/stl-cond.c | 19 + gcc/testsuite/gcc.target/arm/thumb-ifcvt.c | 2 +- gcc/testsuite/gcc.target/arm/vfp-1.c | 3 +- gcc/testsuite/gcc.target/i386/avx512vbmi-check.h | 2 +- gcc/testsuite/gcc.target/i386/pr66424.c | 51 + .../gcc.target/s390/vector/vec-genbytemask-1.c | 13 + .../gcc.target/s390/vector/vec-genmask-2.c | 9 + .../gfortran.dg/alloc_comp_deep_copy_3.f03 | 30 + gcc/testsuite/gfortran.dg/pr66979.f90 | 7 + gcc/testsuite/gfortran.dg/pr67525.f90 | 18 + gcc/testsuite/gfortran.dg/pr67614.f90 | 12 + gcc/testsuite/gfortran.dg/pr67615.f90 | 33 + gcc/testsuite/gfortran.dg/pr67616.f90 | 13 + gcc/testsuite/gfortran.dg/pr67802.f90 | 9 + gcc/testsuite/lib/target-supports.exp | 38 + gcc/tree-if-conv.c | 19 +- gcc/tree-ssa-alias.c | 6 +- gcc/tree-ssa-ccp.c | 1 + gcc/tree-ssa-ifcombine.c | 10 +- gcc/tree-ssa-loop-im.c | 17 + gcc/tree-ssa-phiopt.c | 166 + gcc/tree-ssa-tail-merge.c | 6 + gcc/tree-ssanames.c | 42 +- gcc/tree-ssanames.h | 2 + gcc/tree-vect-data-refs.c | 35 +- gcc/tree-vect-stmts.c | 26 +- gcc/tree-vectorizer.h | 15 +- gcc/tree-vrp.c | 23 +- libgcc/ChangeLog | 58 + libgcc/config.host | 33 +- libgcc/config.in | 6 + libgcc/config/pa/linux-atomic.c | 60 +- libgcc/{udivmod.c => config/sol2/crtp.c} | 18 +- libgcc/config/{i386/elf-lib.h => sol2/crtpg.c} | 41 +- libgcc/config/{gmon-sol2.c => sol2/gmon.c} | 15 +- libgcc/config/{ => sol2}/t-sol2 | 12 +- libgcc/configure | 32 + libgcc/configure.ac | 25 + libgo/Makefile.am | 4 + libgo/Makefile.in | 386 ++- libgo/aclocal.m4 | 74 +- libgo/configure | 45 +- libgo/configure.ac | 6 + libgo/runtime/go-main.c | 2 +- libgo/runtime/mgc0.c | 2 +- libgomp/ChangeLog | 11 + libgomp/oacc-host.c | 4 +- libgomp/oacc-init.c | 3 + libgomp/oacc-int.h | 1 + libstdc++-v3/ChangeLog | 40 + libstdc++-v3/include/bits/char_traits.h | 68 +- libstdc++-v3/include/bits/stl_deque.h | 1 + libstdc++-v3/include/ext/pod_char_traits.h | 4 + libstdc++-v3/src/c++11/random.cc | 23 +- .../requirements/char/65049.cc} | 24 +- .../requirements/char16_t/65049.cc} | 24 +- .../requirements/char32_t/65049.cc} | 24 +- .../requirements/wchar_t/65049.cc} | 24 +- .../23_containers/deque/allocator/move.cc | 10 + .../deque/requirements/dr438/assign_neg.cc | 2 +- .../deque/requirements/dr438/constructor_1_neg.cc | 2 +- .../deque/requirements/dr438/constructor_2_neg.cc | 2 +- .../deque/requirements/dr438/insert_neg.cc | 2 +- 477 files changed, 17673 insertions(+), 7847 deletions(-) create mode 100644 gcc/config/aarch64/aarch64-fusion-pairs.def copy gcc/config/aarch64/{aarch64-arches.def => aarch64-tuning-flags.def} (55%) create mode 100644 gcc/config/aarch64/cortex-a57-fma-steering.c create mode 100644 gcc/config/aarch64/cortex-a57-fma-steering.h create mode 100644 gcc/testsuite/c-c++-common/ubsan/pr64906.c create mode 100644 gcc/testsuite/g++.dg/torture/pr67055.C create mode 100644 gcc/testsuite/g++.dg/tree-ssa/pr66726.c create mode 100644 gcc/testsuite/gcc.c-torture/compile/pr66168.c create mode 100644 gcc/testsuite/gcc.c-torture/compile/pr67143.c create mode 100644 gcc/testsuite/gcc.dg/Wcxx-compat-22.c create mode 100644 gcc/testsuite/gcc.dg/dx-test.c rename gcc/testsuite/{gcc.target/aarch64 => gcc.dg}/pow-sqrt-synth-1.c (75%) create mode 100644 gcc/testsuite/gcc.dg/pr49551.c create mode 100644 gcc/testsuite/gcc.dg/pr67029.c create mode 100644 gcc/testsuite/gcc.dg/pr67043.c create mode 100644 gcc/testsuite/gcc.dg/pr67271.c create mode 100644 gcc/testsuite/gcc.dg/pr67730-1.c create mode 100644 gcc/testsuite/gcc.dg/pr67730-2.c create mode 100644 gcc/testsuite/gcc.dg/pr67730.c create mode 100644 gcc/testsuite/gcc.dg/pr67730.h create mode 100644 gcc/testsuite/gcc.dg/torture/pr66793.c create mode 100644 gcc/testsuite/gcc.dg/torture/pr66952.c create mode 100644 gcc/testsuite/gcc.dg/torture/pr67121.c create mode 100644 gcc/testsuite/gcc.dg/torture/pr67222.c create mode 100644 gcc/testsuite/gcc.dg/torture/pr67442.c create mode 100644 gcc/testsuite/gcc.dg/torture/pr67470.c create mode 100644 gcc/testsuite/gcc.dg/torture/pr67619.c create mode 100644 gcc/testsuite/gcc.dg/torture/pr67690.c create mode 100644 gcc/testsuite/gcc.dg/torture/pr67769.c create mode 100644 gcc/testsuite/gcc.dg/torture/pr67821-2.c create mode 100644 gcc/testsuite/gcc.dg/torture/pr67821.c create mode 100644 gcc/testsuite/gcc.dg/tree-ssa/pr64130.c create mode 100644 gcc/testsuite/gcc.dg/tree-ssa/pr66726-2.c create mode 100644 gcc/testsuite/gcc.dg/tree-ssa/pr66726.c create mode 100644 gcc/testsuite/gcc.target/aarch64/advsimd-intrinsics/vget_lane.c create mode 100644 gcc/testsuite/gcc.target/aarch64/advsimd-intrinsics/vld2_lane_f [...] create mode 100644 gcc/testsuite/gcc.target/aarch64/advsimd-intrinsics/vld2_lane_f [...] create mode 100644 gcc/testsuite/gcc.target/aarch64/advsimd-intrinsics/vld2_lane_p [...] create mode 100644 gcc/testsuite/gcc.target/aarch64/advsimd-intrinsics/vld2_lane_s [...] create mode 100644 gcc/testsuite/gcc.target/aarch64/advsimd-intrinsics/vld2_lane_s [...] create mode 100644 gcc/testsuite/gcc.target/aarch64/advsimd-intrinsics/vld2_lane_s [...] create mode 100644 gcc/testsuite/gcc.target/aarch64/advsimd-intrinsics/vld2_lane_s [...] create mode 100644 gcc/testsuite/gcc.target/aarch64/advsimd-intrinsics/vld2_lane_u [...] create mode 100644 gcc/testsuite/gcc.target/aarch64/advsimd-intrinsics/vld2_lane_u [...] create mode 100644 gcc/testsuite/gcc.target/aarch64/advsimd-intrinsics/vld2_lane_u [...] create mode 100644 gcc/testsuite/gcc.target/aarch64/advsimd-intrinsics/vld2_lane_u [...] create mode 100644 gcc/testsuite/gcc.target/aarch64/advsimd-intrinsics/vld2q_lane_ [...] create mode 100644 gcc/testsuite/gcc.target/aarch64/advsimd-intrinsics/vld2q_lane_ [...] create mode 100644 gcc/testsuite/gcc.target/aarch64/advsimd-intrinsics/vld2q_lane_ [...] create mode 100644 gcc/testsuite/gcc.target/aarch64/advsimd-intrinsics/vld2q_lane_ [...] create mode 100644 gcc/testsuite/gcc.target/aarch64/advsimd-intrinsics/vld2q_lane_ [...] create mode 100644 gcc/testsuite/gcc.target/aarch64/advsimd-intrinsics/vld2q_lane_ [...] create mode 100644 gcc/testsuite/gcc.target/aarch64/advsimd-intrinsics/vld2q_lane_ [...] create mode 100644 gcc/testsuite/gcc.target/aarch64/advsimd-intrinsics/vld2q_lane_ [...] create mode 100644 gcc/testsuite/gcc.target/aarch64/advsimd-intrinsics/vld2q_lane_ [...] create mode 100644 gcc/testsuite/gcc.target/aarch64/advsimd-intrinsics/vld2q_lane_ [...] create mode 100644 gcc/testsuite/gcc.target/aarch64/advsimd-intrinsics/vld2q_lane_ [...] create mode 100644 gcc/testsuite/gcc.target/aarch64/advsimd-intrinsics/vld3_lane_f [...] create mode 100644 gcc/testsuite/gcc.target/aarch64/advsimd-intrinsics/vld3_lane_f [...] create mode 100644 gcc/testsuite/gcc.target/aarch64/advsimd-intrinsics/vld3_lane_p [...] create mode 100644 gcc/testsuite/gcc.target/aarch64/advsimd-intrinsics/vld3_lane_s [...] create mode 100644 gcc/testsuite/gcc.target/aarch64/advsimd-intrinsics/vld3_lane_s [...] create mode 100644 gcc/testsuite/gcc.target/aarch64/advsimd-intrinsics/vld3_lane_s [...] create mode 100644 gcc/testsuite/gcc.target/aarch64/advsimd-intrinsics/vld3_lane_s [...] create mode 100644 gcc/testsuite/gcc.target/aarch64/advsimd-intrinsics/vld3_lane_u [...] create mode 100644 gcc/testsuite/gcc.target/aarch64/advsimd-intrinsics/vld3_lane_u [...] create mode 100644 gcc/testsuite/gcc.target/aarch64/advsimd-intrinsics/vld3_lane_u [...] create mode 100644 gcc/testsuite/gcc.target/aarch64/advsimd-intrinsics/vld3_lane_u [...] create mode 100644 gcc/testsuite/gcc.target/aarch64/advsimd-intrinsics/vld3q_lane_ [...] create mode 100644 gcc/testsuite/gcc.target/aarch64/advsimd-intrinsics/vld3q_lane_ [...] create mode 100644 gcc/testsuite/gcc.target/aarch64/advsimd-intrinsics/vld3q_lane_ [...] create mode 100644 gcc/testsuite/gcc.target/aarch64/advsimd-intrinsics/vld3q_lane_ [...] create mode 100644 gcc/testsuite/gcc.target/aarch64/advsimd-intrinsics/vld3q_lane_ [...] create mode 100644 gcc/testsuite/gcc.target/aarch64/advsimd-intrinsics/vld3q_lane_ [...] create mode 100644 gcc/testsuite/gcc.target/aarch64/advsimd-intrinsics/vld3q_lane_ [...] create mode 100644 gcc/testsuite/gcc.target/aarch64/advsimd-intrinsics/vld3q_lane_ [...] create mode 100644 gcc/testsuite/gcc.target/aarch64/advsimd-intrinsics/vld3q_lane_ [...] create mode 100644 gcc/testsuite/gcc.target/aarch64/advsimd-intrinsics/vld3q_lane_ [...] create mode 100644 gcc/testsuite/gcc.target/aarch64/advsimd-intrinsics/vld3q_lane_ [...] create mode 100644 gcc/testsuite/gcc.target/aarch64/advsimd-intrinsics/vld4_lane_f [...] create mode 100644 gcc/testsuite/gcc.target/aarch64/advsimd-intrinsics/vld4_lane_f [...] create mode 100644 gcc/testsuite/gcc.target/aarch64/advsimd-intrinsics/vld4_lane_p [...] create mode 100644 gcc/testsuite/gcc.target/aarch64/advsimd-intrinsics/vld4_lane_s [...] create mode 100644 gcc/testsuite/gcc.target/aarch64/advsimd-intrinsics/vld4_lane_s [...] create mode 100644 gcc/testsuite/gcc.target/aarch64/advsimd-intrinsics/vld4_lane_s [...] create mode 100644 gcc/testsuite/gcc.target/aarch64/advsimd-intrinsics/vld4_lane_s [...] create mode 100644 gcc/testsuite/gcc.target/aarch64/advsimd-intrinsics/vld4_lane_u [...] create mode 100644 gcc/testsuite/gcc.target/aarch64/advsimd-intrinsics/vld4_lane_u [...] create mode 100644 gcc/testsuite/gcc.target/aarch64/advsimd-intrinsics/vld4_lane_u [...] create mode 100644 gcc/testsuite/gcc.target/aarch64/advsimd-intrinsics/vld4_lane_u [...] create mode 100644 gcc/testsuite/gcc.target/aarch64/advsimd-intrinsics/vld4q_lane_ [...] create mode 100644 gcc/testsuite/gcc.target/aarch64/advsimd-intrinsics/vld4q_lane_ [...] create mode 100644 gcc/testsuite/gcc.target/aarch64/advsimd-intrinsics/vld4q_lane_ [...] create mode 100644 gcc/testsuite/gcc.target/aarch64/advsimd-intrinsics/vld4q_lane_ [...] create mode 100644 gcc/testsuite/gcc.target/aarch64/advsimd-intrinsics/vld4q_lane_ [...] create mode 100644 gcc/testsuite/gcc.target/aarch64/advsimd-intrinsics/vld4q_lane_ [...] create mode 100644 gcc/testsuite/gcc.target/aarch64/advsimd-intrinsics/vld4q_lane_ [...] create mode 100644 gcc/testsuite/gcc.target/aarch64/advsimd-intrinsics/vld4q_lane_ [...] create mode 100644 gcc/testsuite/gcc.target/aarch64/advsimd-intrinsics/vld4q_lane_ [...] create mode 100644 gcc/testsuite/gcc.target/aarch64/advsimd-intrinsics/vld4q_lane_ [...] create mode 100644 gcc/testsuite/gcc.target/aarch64/advsimd-intrinsics/vld4q_lane_ [...] create mode 100644 gcc/testsuite/gcc.target/aarch64/advsimd-intrinsics/vrecpe.c create mode 100644 gcc/testsuite/gcc.target/aarch64/advsimd-intrinsics/vrecps.c create mode 100644 gcc/testsuite/gcc.target/aarch64/advsimd-intrinsics/vreinterpret.c create mode 100644 gcc/testsuite/gcc.target/aarch64/advsimd-intrinsics/vrev.c create mode 100644 gcc/testsuite/gcc.target/aarch64/advsimd-intrinsics/vrshl.c create mode 100644 gcc/testsuite/gcc.target/aarch64/advsimd-intrinsics/vrshr_n.c create mode 100644 gcc/testsuite/gcc.target/aarch64/advsimd-intrinsics/vrshrn_n.c create mode 100644 gcc/testsuite/gcc.target/aarch64/advsimd-intrinsics/vrsqrte.c create mode 100644 gcc/testsuite/gcc.target/aarch64/advsimd-intrinsics/vrsqrts.c create mode 100644 gcc/testsuite/gcc.target/aarch64/advsimd-intrinsics/vrsra_n.c create mode 100644 gcc/testsuite/gcc.target/aarch64/advsimd-intrinsics/vset_lane.c create mode 100644 gcc/testsuite/gcc.target/aarch64/advsimd-intrinsics/vshl_n.c create mode 100644 gcc/testsuite/gcc.target/aarch64/advsimd-intrinsics/vshll_n.c create mode 100644 gcc/testsuite/gcc.target/aarch64/advsimd-intrinsics/vshr_n.c create mode 100644 gcc/testsuite/gcc.target/aarch64/advsimd-intrinsics/vshrn_n.c create mode 100644 gcc/testsuite/gcc.target/aarch64/advsimd-intrinsics/vsra_n.c create mode 100644 gcc/testsuite/gcc.target/aarch64/advsimd-intrinsics/vst1_lane.c create mode 100644 gcc/testsuite/gcc.target/aarch64/advsimd-intrinsics/vst2_lane_f [...] create mode 100644 gcc/testsuite/gcc.target/aarch64/advsimd-intrinsics/vst2_lane_f [...] create mode 100644 gcc/testsuite/gcc.target/aarch64/advsimd-intrinsics/vst2_lane_p [...] create mode 100644 gcc/testsuite/gcc.target/aarch64/advsimd-intrinsics/vst2_lane_s [...] create mode 100644 gcc/testsuite/gcc.target/aarch64/advsimd-intrinsics/vst2_lane_s [...] create mode 100644 gcc/testsuite/gcc.target/aarch64/advsimd-intrinsics/vst2_lane_s [...] create mode 100644 gcc/testsuite/gcc.target/aarch64/advsimd-intrinsics/vst2_lane_s [...] create mode 100644 gcc/testsuite/gcc.target/aarch64/advsimd-intrinsics/vst2_lane_u [...] create mode 100644 gcc/testsuite/gcc.target/aarch64/advsimd-intrinsics/vst2_lane_u [...] create mode 100644 gcc/testsuite/gcc.target/aarch64/advsimd-intrinsics/vst2_lane_u [...] create mode 100644 gcc/testsuite/gcc.target/aarch64/advsimd-intrinsics/vst2_lane_u [...] create mode 100644 gcc/testsuite/gcc.target/aarch64/advsimd-intrinsics/vst2q_lane_ [...] create mode 100644 gcc/testsuite/gcc.target/aarch64/advsimd-intrinsics/vst2q_lane_ [...] create mode 100644 gcc/testsuite/gcc.target/aarch64/advsimd-intrinsics/vst2q_lane_ [...] create mode 100644 gcc/testsuite/gcc.target/aarch64/advsimd-intrinsics/vst2q_lane_ [...] create mode 100644 gcc/testsuite/gcc.target/aarch64/advsimd-intrinsics/vst2q_lane_ [...] create mode 100644 gcc/testsuite/gcc.target/aarch64/advsimd-intrinsics/vst2q_lane_ [...] create mode 100644 gcc/testsuite/gcc.target/aarch64/advsimd-intrinsics/vst2q_lane_ [...] create mode 100644 gcc/testsuite/gcc.target/aarch64/advsimd-intrinsics/vst2q_lane_ [...] create mode 100644 gcc/testsuite/gcc.target/aarch64/advsimd-intrinsics/vst2q_lane_ [...] create mode 100644 gcc/testsuite/gcc.target/aarch64/advsimd-intrinsics/vst2q_lane_ [...] create mode 100644 gcc/testsuite/gcc.target/aarch64/advsimd-intrinsics/vst2q_lane_ [...] create mode 100644 gcc/testsuite/gcc.target/aarch64/advsimd-intrinsics/vst3_lane_f [...] create mode 100644 gcc/testsuite/gcc.target/aarch64/advsimd-intrinsics/vst3_lane_f [...] create mode 100644 gcc/testsuite/gcc.target/aarch64/advsimd-intrinsics/vst3_lane_p [...] create mode 100644 gcc/testsuite/gcc.target/aarch64/advsimd-intrinsics/vst3_lane_s [...] create mode 100644 gcc/testsuite/gcc.target/aarch64/advsimd-intrinsics/vst3_lane_s [...] create mode 100644 gcc/testsuite/gcc.target/aarch64/advsimd-intrinsics/vst3_lane_s [...] create mode 100644 gcc/testsuite/gcc.target/aarch64/advsimd-intrinsics/vst3_lane_s [...] create mode 100644 gcc/testsuite/gcc.target/aarch64/advsimd-intrinsics/vst3_lane_u [...] create mode 100644 gcc/testsuite/gcc.target/aarch64/advsimd-intrinsics/vst3_lane_u [...] create mode 100644 gcc/testsuite/gcc.target/aarch64/advsimd-intrinsics/vst3_lane_u [...] create mode 100644 gcc/testsuite/gcc.target/aarch64/advsimd-intrinsics/vst3_lane_u [...] create mode 100644 gcc/testsuite/gcc.target/aarch64/advsimd-intrinsics/vst3q_lane_ [...] create mode 100644 gcc/testsuite/gcc.target/aarch64/advsimd-intrinsics/vst3q_lane_ [...] create mode 100644 gcc/testsuite/gcc.target/aarch64/advsimd-intrinsics/vst3q_lane_ [...] create mode 100644 gcc/testsuite/gcc.target/aarch64/advsimd-intrinsics/vst3q_lane_ [...] create mode 100644 gcc/testsuite/gcc.target/aarch64/advsimd-intrinsics/vst3q_lane_ [...] create mode 100644 gcc/testsuite/gcc.target/aarch64/advsimd-intrinsics/vst3q_lane_ [...] create mode 100644 gcc/testsuite/gcc.target/aarch64/advsimd-intrinsics/vst3q_lane_ [...] create mode 100644 gcc/testsuite/gcc.target/aarch64/advsimd-intrinsics/vst3q_lane_ [...] create mode 100644 gcc/testsuite/gcc.target/aarch64/advsimd-intrinsics/vst3q_lane_ [...] create mode 100644 gcc/testsuite/gcc.target/aarch64/advsimd-intrinsics/vst3q_lane_ [...] create mode 100644 gcc/testsuite/gcc.target/aarch64/advsimd-intrinsics/vst3q_lane_ [...] create mode 100644 gcc/testsuite/gcc.target/aarch64/advsimd-intrinsics/vst4_lane_f [...] create mode 100644 gcc/testsuite/gcc.target/aarch64/advsimd-intrinsics/vst4_lane_f [...] create mode 100644 gcc/testsuite/gcc.target/aarch64/advsimd-intrinsics/vst4_lane_p [...] create mode 100644 gcc/testsuite/gcc.target/aarch64/advsimd-intrinsics/vst4_lane_s [...] create mode 100644 gcc/testsuite/gcc.target/aarch64/advsimd-intrinsics/vst4_lane_s [...] create mode 100644 gcc/testsuite/gcc.target/aarch64/advsimd-intrinsics/vst4_lane_s [...] create mode 100644 gcc/testsuite/gcc.target/aarch64/advsimd-intrinsics/vst4_lane_s [...] create mode 100644 gcc/testsuite/gcc.target/aarch64/advsimd-intrinsics/vst4_lane_u [...] create mode 100644 gcc/testsuite/gcc.target/aarch64/advsimd-intrinsics/vst4_lane_u [...] create mode 100644 gcc/testsuite/gcc.target/aarch64/advsimd-intrinsics/vst4_lane_u [...] create mode 100644 gcc/testsuite/gcc.target/aarch64/advsimd-intrinsics/vst4_lane_u [...] create mode 100644 gcc/testsuite/gcc.target/aarch64/advsimd-intrinsics/vst4q_lane_ [...] create mode 100644 gcc/testsuite/gcc.target/aarch64/advsimd-intrinsics/vst4q_lane_ [...] create mode 100644 gcc/testsuite/gcc.target/aarch64/advsimd-intrinsics/vst4q_lane_ [...] create mode 100644 gcc/testsuite/gcc.target/aarch64/advsimd-intrinsics/vst4q_lane_ [...] create mode 100644 gcc/testsuite/gcc.target/aarch64/advsimd-intrinsics/vst4q_lane_ [...] create mode 100644 gcc/testsuite/gcc.target/aarch64/advsimd-intrinsics/vst4q_lane_ [...] create mode 100644 gcc/testsuite/gcc.target/aarch64/advsimd-intrinsics/vst4q_lane_ [...] create mode 100644 gcc/testsuite/gcc.target/aarch64/advsimd-intrinsics/vst4q_lane_ [...] create mode 100644 gcc/testsuite/gcc.target/aarch64/advsimd-intrinsics/vst4q_lane_ [...] create mode 100644 gcc/testsuite/gcc.target/aarch64/advsimd-intrinsics/vst4q_lane_ [...] create mode 100644 gcc/testsuite/gcc.target/aarch64/advsimd-intrinsics/vst4q_lane_ [...] create mode 100644 gcc/testsuite/gcc.target/aarch64/advsimd-intrinsics/vstX_lane.c create mode 100644 gcc/testsuite/gcc.target/aarch64/advsimd-intrinsics/vtbX.c create mode 100644 gcc/testsuite/gcc.target/aarch64/advsimd-intrinsics/vtst.c create mode 100644 gcc/testsuite/gcc.target/aarch64/arm_align_max_pwr.c create mode 100644 gcc/testsuite/gcc.target/aarch64/arm_align_max_stack_pwr.c create mode 100644 gcc/testsuite/gcc.target/aarch64/atomic-inst-cas.c create mode 100644 gcc/testsuite/gcc.target/aarch64/atomic-inst-ldadd.c create mode 100644 gcc/testsuite/gcc.target/aarch64/atomic-inst-ldlogic.c create mode 100644 gcc/testsuite/gcc.target/aarch64/atomic-inst-ops.inc create mode 100644 gcc/testsuite/gcc.target/aarch64/atomic-inst-swp.c rename gcc/testsuite/gcc.target/aarch64/{fmovd-zero.c => fmovd-zero-mem.c} (61%) create mode 100644 gcc/testsuite/gcc.target/aarch64/fmovd-zero-reg.c rename gcc/testsuite/gcc.target/aarch64/{fmovf-zero.c => fmovf-zero-mem.c} (61%) copy gcc/testsuite/gcc.target/aarch64/{clz.c => fmovf-zero-reg.c} (56%) create mode 100644 gcc/testsuite/gcc.target/aarch64/fmovld-zero-mem.c create mode 100644 gcc/testsuite/gcc.target/aarch64/fmovld-zero-reg.c create mode 100644 gcc/testsuite/gcc.target/aarch64/mgeneral-regs_1.c create mode 100644 gcc/testsuite/gcc.target/aarch64/mgeneral-regs_2.c create mode 100644 gcc/testsuite/gcc.target/aarch64/mgeneral-regs_3.c create mode 100644 gcc/testsuite/gcc.target/aarch64/neg_abs_1.c create mode 100644 gcc/testsuite/gcc.target/aarch64/nofp_1.c create mode 100644 gcc/testsuite/gcc.target/arm/attr_arm-err.c create mode 100644 gcc/testsuite/gcc.target/arm/attr_arm.c create mode 100644 gcc/testsuite/gcc.target/arm/attr_thumb-static.c create mode 100644 gcc/testsuite/gcc.target/arm/attr_thumb-static2.c create mode 100644 gcc/testsuite/gcc.target/arm/attr_thumb.c create mode 100644 gcc/testsuite/gcc.target/arm/flip-thumb.c create mode 100644 gcc/testsuite/gcc.target/arm/maskdata.c create mode 100644 gcc/testsuite/gcc.target/arm/pr43404.c create mode 100644 gcc/testsuite/gcc.target/arm/pr48470.c create mode 100644 gcc/testsuite/gcc.target/arm/pr64744-1.c create mode 100644 gcc/testsuite/gcc.target/arm/pr64744-2.c create mode 100644 gcc/testsuite/gcc.target/arm/pr67439_1.c create mode 100644 gcc/testsuite/gcc.target/arm/pragma_attribute.c copy gcc/testsuite/{gcc.c-torture/execute/pr41917.c => gcc.target/arm/reg_equal_te [...] create mode 100644 gcc/testsuite/gcc.target/arm/short-it-ifcvt-1.c create mode 100644 gcc/testsuite/gcc.target/arm/short-it-ifcvt-2.c create mode 100644 gcc/testsuite/gcc.target/arm/stl-cond.c create mode 100644 gcc/testsuite/gcc.target/i386/pr66424.c create mode 100644 gcc/testsuite/gfortran.dg/alloc_comp_deep_copy_3.f03 create mode 100644 gcc/testsuite/gfortran.dg/pr66979.f90 create mode 100644 gcc/testsuite/gfortran.dg/pr67525.f90 create mode 100644 gcc/testsuite/gfortran.dg/pr67614.f90 create mode 100644 gcc/testsuite/gfortran.dg/pr67615.f90 create mode 100644 gcc/testsuite/gfortran.dg/pr67616.f90 create mode 100644 gcc/testsuite/gfortran.dg/pr67802.f90 copy libgcc/{udivmod.c => config/sol2/crtp.c} (73%) copy libgcc/config/{i386/elf-lib.h => sol2/crtpg.c} (55%) rename libgcc/config/{gmon-sol2.c => sol2/gmon.c} (96%) rename libgcc/config/{ => sol2}/t-sol2 (75%) copy libstdc++-v3/testsuite/21_strings/{basic_string/cons/char/65085.cc => char_tr [...] copy libstdc++-v3/testsuite/21_strings/{basic_string/cons/char/65085.cc => char_tr [...] copy libstdc++-v3/testsuite/21_strings/{basic_string/cons/char/65085.cc => char_tr [...] copy libstdc++-v3/testsuite/21_strings/{basic_string/cons/char/65085.cc => char_tr [...]