This is an automated email from the git hooks/post-receive script.

unknown user pushed a change to branch master in repository llvm.

from f91f51f647f [LoopInfo] Fix Loop::getLoopID() for loops with multiple latches new d690862bbcb [FuncAttrs] Remove "access range attributes" for read-none [...] new 8f483e6fc2d [AMDGPU] Preliminary patch for divergence driven instructio [...]

The 2 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference.

Summary of changes: lib/Target/AMDGPU/AMDGPUISelDAGToDAG.cpp | 52 ++++- lib/Target/AMDGPU/SIInstrInfo.cpp | 9 +- lib/Target/AMDGPU/SIInstrInfo.h | 3 + lib/Target/AMDGPU/SIInstrInfo.td | 19 +- lib/Transforms/IPO/FunctionAttrs.cpp | 7 + test/CodeGen/AMDGPU/amdgpu.private-memory.ll | 4 +- test/CodeGen/AMDGPU/clamp.ll | 2 +- test/CodeGen/AMDGPU/commute-compares.ll | 8 +- test/CodeGen/AMDGPU/commute_modifiers.ll | 2 +- test/CodeGen/AMDGPU/control-flow-fastregalloc.ll | 3 +- test/CodeGen/AMDGPU/ctlz_zero_undef.ll | 2 +- test/CodeGen/AMDGPU/ctpop.ll | 4 +- test/CodeGen/AMDGPU/ctpop16.ll | 4 +- test/CodeGen/AMDGPU/dagcombine-setcc-select.ll | 67 ++++--- test/CodeGen/AMDGPU/fcanonicalize-elimination.ll | 12 +- test/CodeGen/AMDGPU/fdiv32-to-rcp-folding.ll | 94 ++++----- test/CodeGen/AMDGPU/fexp.ll | 211 +++++++-------------- test/CodeGen/AMDGPU/fneg-combines.ll | 6 +- test/CodeGen/AMDGPU/immv216.ll | 10 +- test/CodeGen/AMDGPU/insert_vector_elt.v2i16.ll | 4 +- test/CodeGen/AMDGPU/llvm.amdgcn.class.ll | 18 +- test/CodeGen/AMDGPU/llvm.amdgcn.div.fixup.f16.ll | 24 +-- test/CodeGen/AMDGPU/llvm.amdgcn.div.scale.ll | 8 +- test/CodeGen/AMDGPU/llvm.amdgcn.fcmp.ll | 48 ++--- test/CodeGen/AMDGPU/llvm.amdgcn.fmad.ftz.f16.ll | 2 +- test/CodeGen/AMDGPU/llvm.amdgcn.fmad.ftz.ll | 3 +- test/CodeGen/AMDGPU/llvm.amdgcn.fmed3.ll | 8 +- test/CodeGen/AMDGPU/llvm.amdgcn.kill.ll | 2 +- test/CodeGen/AMDGPU/llvm.amdgcn.lerp.ll | 2 +- test/CodeGen/AMDGPU/llvm.amdgcn.msad.u8.ll | 2 +- test/CodeGen/AMDGPU/llvm.amdgcn.sad.hi.u8.ll | 2 +- test/CodeGen/AMDGPU/llvm.amdgcn.sad.u16.ll | 2 +- test/CodeGen/AMDGPU/llvm.amdgcn.sad.u8.ll | 2 +- test/CodeGen/AMDGPU/llvm.cos.f16.ll | 6 +- test/CodeGen/AMDGPU/llvm.fma.f16.ll | 60 +++--- test/CodeGen/AMDGPU/llvm.fmuladd.f16.ll | 4 +- test/CodeGen/AMDGPU/llvm.log.f16.ll | 15 +- test/CodeGen/AMDGPU/llvm.log.ll | 30 ++- test/CodeGen/AMDGPU/llvm.log10.f16.ll | 15 +- test/CodeGen/AMDGPU/llvm.log10.ll | 30 ++- test/CodeGen/AMDGPU/llvm.sin.f16.ll | 6 +- test/CodeGen/AMDGPU/mad-mix.ll | 54 +++--- test/CodeGen/AMDGPU/madmk.ll | 22 ++- test/CodeGen/AMDGPU/sdiv.ll | 2 +- test/CodeGen/AMDGPU/select.f16.ll | 10 +- test/CodeGen/AMDGPU/setcc-opt.ll | 2 +- test/CodeGen/AMDGPU/srem.ll | 2 +- test/CodeGen/AMDGPU/subreg-coalescer-undef-use.ll | 12 +- test/CodeGen/AMDGPU/udiv.ll | 4 +- test/CodeGen/AMDGPU/urem.ll | 4 +- test/CodeGen/AMDGPU/use-sgpr-multiple-times.ll | 57 +++--- test/CodeGen/AMDGPU/valu-i1.ll | 1 + test/CodeGen/AMDGPU/wqm.ll | 4 +- .../FunctionAttrs/incompatible_fn_attrs.ll | 32 ++++ 54 files changed, 530 insertions(+), 488 deletions(-) create mode 100644 test/Transforms/FunctionAttrs/incompatible_fn_attrs.ll