This is an automated email from the git hooks/post-receive script.
tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/llvm-master-aarch64-stable-allyesconfig in repository toolchain/ci/llvm-project.
from d975910c50f [X86] Don't exit from foldOffsetIntoAddress if the Offset i [...] adds a57dd66d5e1 [X86] In X86FastEmitSSESelect, fall back to SelectionDAG if [...] adds 268e57bd35d [clang][driver] Remove an unused parameter. NFC. adds ba8110161df AMDGPU/GFX10: Fix NSA reassign pass when operands are undef adds d82e993cd34 [ADT] 'PointerUnion::is' returns 'bool' adds 5932f7b8f2c [PatchableFunction] Use an empty DebugLoc adds c4b4c0c47c9 [mlir] Expand shape functions in ShapeInference doc adds ecd2aaee064 [DebugInfo] Merge DebugInfoFinder::{processDeclare,processV [...] adds ba3a1774a90 [Transforms] Simplify with make_early_inc_range adds d50e188a072 Revert "[ARM][MVE] VPT Blocks: findVCMPToFoldIntoVPS" adds 4dba14cf37a [NFC] Refactor TableGen for attributes adds 2ff5602cb52 [WIP] Build assume from call adds ff1b9add2ff [NFC] Factor out function to detect if an attribute has an [...] adds d431c5d9af2 Revert "[NFC] Factor out function to detect if an attribute [...] adds d591bdce6d6 [clang-tidy] Fixed crash 44745 in readability-else-after-return adds 0adda3df924 Revert "[WIP] Build assume from call" adds 89d3b070c1e Revert "[NFC] Refactor TableGen for attributes" adds cfe87a4a16b [NFC] Refactor TableGen for attributes adds a9ab01a330f Remove superfluous space from -Wrange-loop-construct message adds 9b9e2da07dd [Analysis] add optional index parameter to isSplatValue() adds 355e4bfd789 [WIP] Build assume from call adds ad8ffc50104 Revert "[WIP] Build assume from call" adds 780d2c532fe [WIP] Build assume from call adds c2d03362081 Revert "[WIP] Build assume from call" adds 8ebe001553d [WIP] Build assume from call adds 5a56a25b0bd [CodeGenPrepare] Make TargetPassConfig required adds 7cb5d96fbe7 Revert "[WIP] Build assume from call" adds 44cdae68c3b [CodeGenPrepare] Delete dead !DL check adds eee6a45a130 [CodeGenPrepare][test] Add REQUIRES to two tests after D73754 adds 17e91b7dd24 [X86][SSE] combineBitcastvxi1 - add pre-AVX512 v64i1 handling adds 0c78b646968 [X86][SSE] Add bitcast <128 x i1> %1 to <2 x i64> test case adds 9288bb8d206 [gn build] Delete stale AttributesCompatFunc after D72455/c [...] adds 5d86ac82a63 Fix a few spelling mistakes in comments. NFCI. adds 547a94ffa1b Regenerate bitcast test for upcoming patch. adds bf70494b940 [test] More tests to target specific directories after Code [...] adds a7bbe45a3e2 Build assume from call adds 928090f5fe9 [gn build] Port a7bbe45a3e2 new 246262671f3 [X86] Cleanup the lrint/llrint/lround/llround tests a bit. new ff50c8dcef4 Revert "[mlir][Linalg][doc] Add Design Document for the Lin [...] new 34cd354ea96 [mlir][Linalg][doc] Add Design Document for the Linalg Dialect
The 3 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference.
Summary of changes: .../readability/ElseAfterReturnCheck.cpp | 4 + .../checkers/readability-else-after-return.cpp | 13 + clang/include/clang/Basic/DiagnosticSemaKinds.td | 2 +- clang/lib/Driver/ToolChains/Clang.cpp | 17 +- llvm/include/llvm/ADT/PointerUnion.h | 2 +- llvm/include/llvm/Analysis/VectorUtils.h | 8 +- llvm/include/llvm/IR/Attributes.h | 7 +- llvm/include/llvm/IR/DebugInfo.h | 9 +- .../llvm/Transforms/Utils/KnowledgeRetention.h | 41 + llvm/lib/Analysis/VectorUtils.cpp | 29 +- llvm/lib/CodeGen/CodeGenPrepare.cpp | 111 +-- llvm/lib/CodeGen/PatchableFunction.cpp | 11 +- llvm/lib/IR/Attributes.cpp | 66 +- llvm/lib/IR/AttributesCompatFunc.td | 1 - llvm/lib/IR/CMakeLists.txt | 4 - llvm/lib/IR/Core.cpp | 5 +- llvm/lib/IR/DebugInfo.cpp | 27 +- llvm/lib/Passes/PassBuilder.cpp | 1 + llvm/lib/Passes/PassRegistry.def | 1 + llvm/lib/Target/AMDGPU/GCNNSAReassign.cpp | 11 +- llvm/lib/Target/ARM/MVEVPTBlockPass.cpp | 72 +- llvm/lib/Target/X86/X86FastISel.cpp | 2 +- llvm/lib/Target/X86/X86ISelLowering.cpp | 23 +- llvm/lib/Transforms/Scalar/EarlyCSE.cpp | 147 ++-- llvm/lib/Transforms/Scalar/LowerAtomic.cpp | 13 +- .../Transforms/Scalar/MergedLoadStoreMotion.cpp | 10 +- llvm/lib/Transforms/Utils/CMakeLists.txt | 1 + llvm/lib/Transforms/Utils/KnowledgeRetention.cpp | 164 ++++ .../AArch64/patchable-function-entry-empty.mir | 31 +- llvm/test/CodeGen/AArch64/sve-vscale.ll | 2 +- llvm/test/CodeGen/AMDGPU/llvm.amdgcn.image.nsa.ll | 43 ++ llvm/test/CodeGen/AMDGPU/r600.bitcast.ll | 180 ++++- llvm/test/CodeGen/ARM/O3-pipeline.ll | 1 - .../CodeGen/PowerPC/splitstore-check-volatile.ll | 2 +- .../CodeGen/Thumb2/mve-vpt-2-blocks-1-pred.mir | 6 +- llvm/test/CodeGen/Thumb2/mve-vpt-block-optnone.mir | 5 +- llvm/test/CodeGen/X86/bitcast-and-setcc-512.ll | 36 +- llvm/test/CodeGen/X86/bitcast-vector-bool.ll | 858 +++------------------ .../dont-remove-empty-preheader.ll | 2 +- llvm/test/CodeGen/X86/llrint-conv-i32.ll | 60 -- llvm/test/CodeGen/X86/llrint-conv.ll | 140 ++-- llvm/test/CodeGen/X86/llround-conv-i32.ll | 60 -- llvm/test/CodeGen/X86/llround-conv.ll | 138 ++-- llvm/test/CodeGen/X86/lrint-conv-i32.ll | 31 +- llvm/test/CodeGen/X86/lrint-conv-i64.ll | 33 + llvm/test/CodeGen/X86/lrint-conv.ll | 83 -- llvm/test/CodeGen/X86/lround-conv-i32.ll | 31 +- llvm/test/CodeGen/X86/lround-conv-i64.ll | 33 + llvm/test/CodeGen/X86/lround-conv.ll | 83 -- llvm/test/CodeGen/X86/pr44749.ll | 56 ++ .../{Generic => X86}/codegenprep-value.ll | 2 +- .../DebugInfo/{Generic => X86}/sunk-compare.ll | 2 +- .../2007-04-24-eliminate-mostly-empty-blocks.ll | 2 +- .../{ => X86}/2008-11-24-RAUW-Self.ll | 0 .../CodeGenPrepare/{ => X86}/bitreverse-hang.ll | 2 +- .../CodeGenPrepare/{ => X86}/gep-unmerging.ll | 8 +- .../CodeGenPrepare/{ => X86}/invariant.group.ll | 2 +- .../X86/memset_chk-simplify-nobuiltin.ll | 2 +- .../CodeGenPrepare/{ => X86}/nonintegral.ll | 0 .../CodeGenPrepare/{ => X86}/section-samplepgo.ll | 0 .../Transforms/CodeGenPrepare/{ => X86}/section.ll | 0 .../{ => X86}/split-indirect-loop.ll | 2 +- .../{ => X86}/statepoint-relocate.ll | 0 .../{ => X86}/widenable-condition.ll | 2 +- llvm/test/Transforms/CodeGenPrepare/dom-tree.ll | 1 + .../CodeGenPrepare/skip-merging-case-block.ll | 1 + .../SampleProfile/section-accurate-samplepgo.ll | 1 + llvm/test/Transforms/Util/assume-builder.ll | 66 ++ llvm/unittests/Analysis/VectorUtilsTest.cpp | 118 ++- llvm/utils/TableGen/Attributes.cpp | 112 +-- llvm/utils/gn/secondary/llvm/lib/IR/BUILD.gn | 6 - .../secondary/llvm/lib/Transforms/Utils/BUILD.gn | 1 + mlir/docs/Dialects/Linalg.md | 644 +--------------- .../Linalg.md => RationaleLinalgDialect.md} | 705 ++++------------- mlir/docs/ShapeInference.md | 223 ++++++ mlir/include/mlir/Dialect/Linalg/IR/LinalgBase.td | 84 +- 76 files changed, 1788 insertions(+), 2914 deletions(-) create mode 100644 llvm/include/llvm/Transforms/Utils/KnowledgeRetention.h delete mode 100644 llvm/lib/IR/AttributesCompatFunc.td create mode 100644 llvm/lib/Transforms/Utils/KnowledgeRetention.cpp rename llvm/test/CodeGen/{Generic => X86}/dont-remove-empty-preheader.ll (95%) delete mode 100644 llvm/test/CodeGen/X86/llrint-conv-i32.ll delete mode 100644 llvm/test/CodeGen/X86/llround-conv-i32.ll create mode 100644 llvm/test/CodeGen/X86/lrint-conv-i64.ll delete mode 100644 llvm/test/CodeGen/X86/lrint-conv.ll create mode 100644 llvm/test/CodeGen/X86/lround-conv-i64.ll delete mode 100644 llvm/test/CodeGen/X86/lround-conv.ll create mode 100644 llvm/test/CodeGen/X86/pr44749.ll rename llvm/test/DebugInfo/{Generic => X86}/codegenprep-value.ll (97%) rename llvm/test/DebugInfo/{Generic => X86}/sunk-compare.ll (96%) rename llvm/test/Other/{ => X86}/2007-04-24-eliminate-mostly-empty-blocks.ll (99%) rename llvm/test/Transforms/CodeGenPrepare/{ => X86}/2008-11-24-RAUW-Self.ll (100%) rename llvm/test/Transforms/CodeGenPrepare/{ => X86}/bitreverse-hang.ll (95%) rename llvm/test/Transforms/CodeGenPrepare/{ => X86}/gep-unmerging.ll (88%) rename llvm/test/Transforms/CodeGenPrepare/{ => X86}/invariant.group.ll (93%) rename llvm/test/Transforms/CodeGenPrepare/{ => X86}/nonintegral.ll (100%) rename llvm/test/Transforms/CodeGenPrepare/{ => X86}/section-samplepgo.ll (100%) rename llvm/test/Transforms/CodeGenPrepare/{ => X86}/section.ll (100%) rename llvm/test/Transforms/CodeGenPrepare/{ => X86}/split-indirect-loop.ll (92%) rename llvm/test/Transforms/CodeGenPrepare/{ => X86}/statepoint-relocate.ll (100%) rename llvm/test/Transforms/CodeGenPrepare/{ => X86}/widenable-condition.ll (97%) create mode 100644 llvm/test/Transforms/Util/assume-builder.ll copy mlir/docs/{Dialects/Linalg.md => RationaleLinalgDialect.md} (50%)