This is an automated email from the git hooks/post-receive script.

unknown user pushed a change to branch master in repository llvm.

from 2ab66137f5f AMDGPU/GlobalISel: RegBankSelect for WWM/WQM new e93a6479cb4 [NFC][InstCombine] Improve test coverage for ((~x) + y) + [...] new cd8d93f1695 AMDGPU/GlobalISel: Improve icmp selection coverage. new d12e3c69f0d AMDGPU/GlobalISel: Fail on store to 32-bit address space new 40142ff2183 AMDGPU/GlobalISel: Fix RegBankSelect for G_BUILD_VECTOR new 52b2604d062 AMDGPU/GlobalISel: Fix RegBankSelect for G_FCANONICALIZE

The 5 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference.

Summary of changes: lib/Target/AMDGPU/AMDGPUInstructionSelector.cpp | 55 +- lib/Target/AMDGPU/AMDGPUInstructionSelector.h | 2 + lib/Target/AMDGPU/AMDGPURegisterBankInfo.cpp | 4 +- .../AMDGPU/GlobalISel/inst-select-icmp.s64.mir | 595 +++++++++++++++++++++ .../AMDGPU/GlobalISel/inst-select-implicit-def.mir | 6 +- ...gcn.icmp.mir => regbankselect-build-vector.mir} | 36 +- .../GlobalISel/regbankselect-fcanonicalize.mir | 35 ++ ...ld-inc-of-add-of-not-x-and-y-to-sub-x-from-y.ll | 52 +- 8 files changed, 745 insertions(+), 40 deletions(-) create mode 100644 test/CodeGen/AMDGPU/GlobalISel/inst-select-icmp.s64.mir copy test/CodeGen/AMDGPU/GlobalISel/{regbankselect-amdgcn.icmp.mir => regbankselec [...] create mode 100644 test/CodeGen/AMDGPU/GlobalISel/regbankselect-fcanonicalize.mir