This is an automated email from the git hooks/post-receive script.

unknown user pushed a change to branch master in repository llvm.

from f811020 AMDGPU: Fix isTypeDesirableForOp for i16 new b321d17 Move .mir tests to appropriate directories

The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference.

Summary of changes: test/CodeGen/{MIR => }/AArch64/ldst-opt-zr-clobber.mir | 0 test/CodeGen/{MIR => }/AArch64/machine-dead-copy.mir | 0 test/CodeGen/{MIR => }/AArch64/machine-scheduler.mir | 0 test/CodeGen/{MIR => }/AArch64/machine-sink-zr.mir | 0 test/CodeGen/{MIR => }/AMDGPU/coalescer-subreg-join.mir | 0 test/CodeGen/{MIR => }/AMDGPU/detect-dead-lanes.mir | 0 test/CodeGen/{MIR => }/AMDGPU/insert-waits-exp.mir | 0 test/CodeGen/{MIR => }/AMDGPU/inserted-wait-states.mir | 0 test/CodeGen/{MIR => }/AMDGPU/invert-br-undef-vcc.mir | 0 test/CodeGen/{MIR => }/AMDGPU/liveness.mir | 0 test/CodeGen/{MIR => }/AMDGPU/movrels-bug.mir | 0 test/CodeGen/{MIR => }/AMDGPU/optimize-if-exec-masking.mir | 0 test/CodeGen/{MIR => }/AMDGPU/rename-independent-subregs.mir | 0 test/CodeGen/{MIR => }/AMDGPU/scalar-store-cache-flush.mir | 0 test/CodeGen/{MIR => }/AMDGPU/si-fix-sgpr-copies.mir | 0 test/CodeGen/{MIR => }/AMDGPU/subreg-intervals.mir | 0 test/CodeGen/{MIR => }/AMDGPU/vccz-corrupt-bug-workaround.mir | 0 test/CodeGen/{MIR => }/AMDGPU/waitcnt.mir | 0 test/CodeGen/{MIR => }/ARM/imm-peephole-arm.mir | 0 test/CodeGen/{MIR => }/ARM/imm-peephole-thumb.mir | 0 test/CodeGen/{MIR => }/Hexagon/anti-dep-partial.mir | 0 test/CodeGen/{MIR => }/Lanai/peephole-compare.mir | 0 test/CodeGen/MIR/Lanai/lit.local.cfg | 2 -- 23 files changed, 2 deletions(-) rename test/CodeGen/{MIR => }/AArch64/ldst-opt-zr-clobber.mir (100%) rename test/CodeGen/{MIR => }/AArch64/machine-dead-copy.mir (100%) rename test/CodeGen/{MIR => }/AArch64/machine-scheduler.mir (100%) rename test/CodeGen/{MIR => }/AArch64/machine-sink-zr.mir (100%) rename test/CodeGen/{MIR => }/AMDGPU/coalescer-subreg-join.mir (100%) rename test/CodeGen/{MIR => }/AMDGPU/detect-dead-lanes.mir (100%) rename test/CodeGen/{MIR => }/AMDGPU/insert-waits-exp.mir (100%) rename test/CodeGen/{MIR => }/AMDGPU/inserted-wait-states.mir (100%) rename test/CodeGen/{MIR => }/AMDGPU/invert-br-undef-vcc.mir (100%) rename test/CodeGen/{MIR => }/AMDGPU/liveness.mir (100%) rename test/CodeGen/{MIR => }/AMDGPU/movrels-bug.mir (100%) rename test/CodeGen/{MIR => }/AMDGPU/optimize-if-exec-masking.mir (100%) rename test/CodeGen/{MIR => }/AMDGPU/rename-independent-subregs.mir (100%) rename test/CodeGen/{MIR => }/AMDGPU/scalar-store-cache-flush.mir (100%) rename test/CodeGen/{MIR => }/AMDGPU/si-fix-sgpr-copies.mir (100%) rename test/CodeGen/{MIR => }/AMDGPU/subreg-intervals.mir (100%) rename test/CodeGen/{MIR => }/AMDGPU/vccz-corrupt-bug-workaround.mir (100%) rename test/CodeGen/{MIR => }/AMDGPU/waitcnt.mir (100%) rename test/CodeGen/{MIR => }/ARM/imm-peephole-arm.mir (100%) rename test/CodeGen/{MIR => }/ARM/imm-peephole-thumb.mir (100%) rename test/CodeGen/{MIR => }/Hexagon/anti-dep-partial.mir (100%) rename test/CodeGen/{MIR => }/Lanai/peephole-compare.mir (100%) delete mode 100644 test/CodeGen/MIR/Lanai/lit.local.cfg