This is an automated email from the git hooks/post-receive script.
tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/llvm-master-arm-next-allyesconfig in repository toolchain/ci/llvm-project.
from 32c47ebef18 [SimplifyCFG] SimplifyCondBranchToTwoReturns(): switch to n [...] adds e30fbbe9a53 [JumpThreading][NewPM] Skip when target has divergent CF adds c4f12a07a44 [WebAssembly] Remove old SDT_WebAssemblyCalls (NFC) adds f28b026d32c [InstSimplify] add a test for gep with poison operand (NFC) adds f665a8c5b8b [InstSimplify] gep with poison operand is poison adds ae614851631 [UpdateTestChecks] Fix PowerPC RE to support AIX assembly adds d51d72bbb91 [RISCV] Rename RVV intrinsics class (NFC) adds 2962f1149c8 [NFC] Add the getSizeInBytes() interface for MachineConstan [...] adds 48340fbe6a1 [NFC] [PowerPC] Update vec_constants test to reflect more patterns adds b6c8feb29fc [NFC] [PowerPC] Remove dead code in BUILD_VECTOR peephole adds 3e2b42489f8 Remove RefSCC::handleTrivialEdgeInsertion adds 854b861881a [llvm/Orc] Fix ExecutionEngine module build breakage adds 979c38cc74f [compiler-rt] [windows] Add UNUSED attributes on variables/ [...] adds 3c1d015edc7 [GlobalISel][TableGen] Fix ConstrainOperandRC bug adds 2654f33c47f [VE] Support llvm.eh.sjlj.lsda adds 1d4411e9ea0 [RISCV] Add vector integer min/max ISel patterns adds 6725860d21a Sema::BuildCallExpr - use cast<> instead of dyn_cast<> for [...] adds 52e448974b2 SystemZTargetLowering::lowerDYNAMIC_STACKALLOC - use cast<> [...] adds 84d5768d976 MemProfiler::insertDynamicShadowAtFunctionEntry - use cast< [...] adds 02eb8e20b51 Inform the consumer on invalid template instantiations. adds 53a341a61d1 [VE][NFC] Fix typo in comments adds 9ad83fd6dc4 [WebAssembly] call_indirect causes indirect function table import adds 914066fe38a [DebugInfo] Avoid LSR crash on large integer inputs adds 7a97eeb197a [Coroutines] checkAsyncFuncPointer - use cast<> instead of [...] adds a000366d050 [SimplifyIndVar] createWideIV - make WideIVInfo arg a const [...] adds 38c6933dcc9 [LV] Simplify lambda in all_of to directly return hasVF() r [...] adds eba6deab22b [SVE] Lower vector CTLZ, CTPOP and CTTZ operations. adds 313d982df65 [IR] Add ConstantInt::getBool helpers to wrap getTrue/getFalse. adds f784be0777f [VE] Support SJLJ exception related instructions adds 0e4d2361b81 [OpenCL] Warn about side effects for unevaluated vec_step arg adds 2f8d1e9eb27 [clangd] When querying drivers by binary, look in PATH too adds 4e6054a86c0 [AMDGPU] Split out new helper function macToMad in SIFoldOp [...] adds 639a50e2f13 [AMDGPU] Precommit test case for D94010 adds 3914bebe91f [AMDGPU] Handle v_fmac_legacy_f32 in SIFoldOperands adds 9a1ac97d3af [CodeGen] Format SelectionDAG::getConstant methods (NFC) adds 489000d8516 [VE] Change clang to support SjLj Lowering adds dc74d7ed1f6 [X86] getMemoryOpCost - use dyn_cast_or_null<StoreInst>. NFCI. adds 6f770292a00 [OpenCL] Restrict pointer to member functions. adds 89ae5b5b6a4 [mlir] Add canonicalization pattern out_tensor->linalg->dim [...] adds c3a21e5de3d [ASTMatchers] Ensure that we can match inside lambdas adds c3403dc63d7 [ASTMatchers] Fix build when no targets are enabled adds 73a44f437bf [X86][AVX] combineVectorSignBitsTruncation - use PACKSS/PAC [...] adds 8a47e6252ad [VPlan] Re-add interleave group members to plan. adds c0055189367 [LoopNest] Allow empty basic blocks without loops adds 3d5b18a3fdf [clang][AArch64][SVE] Avoid going through memory for coerce [...] adds 7e4f53f748d [ASTMatchers] Fix traversal matchers with explicit and defa [...] adds fec1a442e3b [-Wcalled-once-parameter] Introduce 'called_once' attribute adds c73ae747cb0 [AArch64][SVE] Add optimization to remove redundant ptest i [...] adds bf09e25e1e9 [gn build] Port fec1a442e3b adds 53c3acb89fc [clang-tidy] Add extra tests adds 9f2967bcfe2 [Coverage] Add support for Branch Coverage in LLVM Source-B [...] adds 51d5991f04d [Clang] Add AArch64 VCMLA LANE variants. adds f26bc0ddd50 [RegisterClassInfo] Return non-zero for RC without allocatable reg adds c69c9e0f0fd [mlir] Remove LLVMType, LLVM dialect types now derive Type [...] adds 9eb2284f603 [clang-tidy] Update uses of deprecated Transformer APIs in [...] adds 60466fad2dc [AMDGPU] Remove deprecated V_MUL_LO_I32 from GFX10 adds 55488bd3cd1 CGExpr - EmitMatrixSubscriptExpr - fix getAs<> null-derefer [...] adds 0c59a4da59a [ARM][AArch64] Some extra test to show anyextend lowering. NFC adds f22c0f40b5d [ASTMatchers] Omit methods from explicit template instantations adds 30dcbb2a830 [mlir][Linalg] Add a test case that consumer has "reduction [...] adds c82beaba319 [lldb] Add timers to Reproducer::Keep and Reproducer::Discard adds 675a2973ee7 [libTooling] Add support for smart pointers to relevant Tra [...] adds a427f15d607 GlobalISel: Add isKnownToBeAPowerOfTwo helper function adds 761aca1e2e3 [llvm-link] fix linker behavior when linking archives with [...] adds c707716c049 [RISCV] Match vmslt(u).vx intrinsics with a small immediate [...] adds 3b8b2c7da2e [SLP] delete unused pairwise reduction option adds 249d7de1190 [RISCV] Don't print zext.b alias. adds 7afd5cfbc75 [NFC] Fix -Wrange-loop-analysis warnings. adds 601636de980 [LoopNest] Allow empty basic blocks without loops adds 86d68e28858 [mlir] Gen removeAttr methods with tablegen adds 210bc3dc0eb [RISCV] Don't parse 'vmsltu.vi v0, v1, 0' as 'vmsleu.vi v0, [...] adds 28a326eba0a [NFC] Rename registerAliasAnalyses -> registerDefaultAliasAnalyses adds f111cf992df [clang][cli] Specify correct integer width for -fbuild-sess [...] adds 497026c9023 [WebAssembly] Prototype prefetch instructions adds 16f3401eae4 [Coverage] Fix test failures from commit rG9f2967bcfe2f adds 7b5a0e2f88e [RISCV] Move shift ComplexPatterns and custom isel to PatFr [...]
No new revisions were added by this update.
Summary of changes: .../abseil/StringFindStrContainsCheck.cpp | 59 +- clang-tools-extra/clangd/QueryDriverDatabase.cpp | 24 +- .../clangd/test/system-include-extractor.test | 31 +- .../bugprone-suspicious-semicolon-constexpr.cpp | 2 +- .../clang-tidy/checkers/bugprone-unused-raii.cpp | 13 + .../checkers/bugprone-use-after-move.cpp | 2 +- .../checkers/modernize-raw-string-literal.cpp | 7 +- .../checkers/modernize-use-nodiscard.cpp | 5 +- .../performance-unnecessary-value-param-header.cpp | 3 +- .../readability-avoid-const-params-in-decls.cpp | 30 + .../checkers/readability-delete-null-pointer.cpp | 35 + .../checkers/readability-redundant-string-init.cpp | 3 +- clang/docs/SourceBasedCodeCoverage.rst | 74 +- clang/include/clang/AST/ParentMap.h | 4 +- clang/include/clang/ASTMatchers/ASTMatchers.h | 6 + .../clang/ASTMatchers/ASTMatchersInternal.h | 20 + .../clang/Analysis/Analyses/CalledOnceCheck.h | 112 ++ clang/include/clang/Basic/Attr.td | 7 + clang/include/clang/Basic/AttrDocs.td | 53 + clang/include/clang/Basic/BuiltinsWebAssembly.def | 3 + clang/include/clang/Basic/DiagnosticGroups.td | 2 + clang/include/clang/Basic/DiagnosticSemaKinds.td | 34 + clang/include/clang/Basic/arm_neon.td | 18 + clang/include/clang/Driver/Options.td | 2 +- clang/include/clang/Tooling/Transformer/Stencil.h | 2 - clang/lib/ASTMatchers/ASTMatchFinder.cpp | 76 +- clang/lib/ASTMatchers/ASTMatchersInternal.cpp | 8 + clang/lib/Analysis/CMakeLists.txt | 1 + clang/lib/Analysis/CalledOnceCheck.cpp | 1524 ++++++++++++++++++++ clang/lib/Basic/Targets/VE.h | 5 +- clang/lib/CodeGen/CGBuiltin.cpp | 10 + clang/lib/CodeGen/CGCall.cpp | 21 + clang/lib/CodeGen/CGExpr.cpp | 2 +- clang/lib/CodeGen/CGExprScalar.cpp | 60 + clang/lib/CodeGen/CGStmt.cpp | 2 +- clang/lib/CodeGen/CodeGenFunction.cpp | 108 +- clang/lib/CodeGen/CodeGenFunction.h | 15 + clang/lib/CodeGen/CodeGenPGO.cpp | 26 +- clang/lib/CodeGen/CoverageMappingGen.cpp | 235 ++- clang/lib/CodeGen/CoverageMappingGen.h | 3 + clang/lib/Sema/AnalysisBasedWarnings.cpp | 89 ++ clang/lib/Sema/SemaDecl.cpp | 4 +- clang/lib/Sema/SemaDeclAttr.cpp | 23 + clang/lib/Sema/SemaExpr.cpp | 32 +- clang/lib/Sema/SemaTemplateInstantiate.cpp | 4 +- clang/lib/Tooling/Transformer/Stencil.cpp | 50 +- clang/test/CodeGen/aarch64-neon-vcmla.c | 320 ++++ ...4-sve-acle-__ARM_FEATURE_SVE_VECTOR_OPERATORS.c | 40 +- ...sve-acle-__ARM_FEATURE_SVE_VECTOR_OPERATORS.cpp | 40 +- clang/test/CodeGen/attr-arm-sve-vector-bits-call.c | 106 +- clang/test/CodeGen/attr-arm-sve-vector-bits-cast.c | 23 +- clang/test/CodeGen/builtins-wasm.c | 10 + clang/test/CoverageMapping/branch-constfolded.cpp | 90 ++ .../test/CoverageMapping/branch-logical-mixed.cpp | 64 + clang/test/CoverageMapping/branch-macros.cpp | 43 + clang/test/CoverageMapping/branch-mincounters.cpp | 54 + clang/test/CoverageMapping/branch-templates.cpp | 32 + clang/test/CoverageMapping/continue.c | 5 +- clang/test/CoverageMapping/coroutine.cpp | 7 +- clang/test/CoverageMapping/if.cpp | 23 +- clang/test/CoverageMapping/label.cpp | 3 +- clang/test/CoverageMapping/logical.cpp | 19 +- clang/test/CoverageMapping/loopmacro.c | 1 + clang/test/CoverageMapping/loops.cpp | 26 +- clang/test/CoverageMapping/macro-expansion.c | 59 +- clang/test/CoverageMapping/macro-expressions.cpp | 12 +- clang/test/CoverageMapping/macros.c | 13 +- clang/test/CoverageMapping/macroscopes.cpp | 7 + clang/test/CoverageMapping/moremacros.c | 10 +- clang/test/CoverageMapping/return.c | 3 +- clang/test/CoverageMapping/switch.cpp | 105 +- clang/test/CoverageMapping/switchmacro.c | 5 +- clang/test/CoverageMapping/test.c | 5 +- clang/test/CoverageMapping/unreachable-macro.c | 1 + clang/test/CoverageMapping/while.c | 12 +- ...pragma-attribute-supported-attributes-list.test | 1 + clang/test/Profile/Inputs/c-general.proftext | 18 +- clang/test/Profile/branch-logical-mixed.cpp | 66 + clang/test/Profile/branch-profdup.cpp | 76 + clang/test/Profile/c-general.c | 40 +- clang/test/Profile/cxx-lambda.cpp | 2 +- clang/test/Sema/builtin-longjmp.c | 1 + clang/test/SemaCXX/coroutines.cpp | 2 + clang/test/SemaObjC/attr-called-once.m | 20 + clang/test/SemaObjC/warn-called-once.m | 1050 ++++++++++++++ clang/test/SemaOpenCL/vec_step.cl | 2 + clang/test/SemaOpenCLCXX/members.cl | 22 + .../ASTMatchers/ASTMatchersTraversalTest.cpp | 91 +- .../unittests/Frontend/CompilerInvocationTest.cpp | 12 + clang/unittests/Tooling/StencilTest.cpp | 81 +- clang/utils/TableGen/NeonEmitter.cpp | 10 +- compiler-rt/include/profile/InstrProfData.inc | 4 +- compiler-rt/lib/interception/interception_win.cpp | 6 +- lldb/source/Utility/Reproducer.cpp | 3 + llvm/cmake/modules/LLVM-Config.cmake | 4 +- llvm/docs/CommandGuide/llvm-cov.rst | 15 +- llvm/docs/CoverageMappingFormat.rst | 37 +- llvm/include/llvm/Analysis/LazyCallGraph.h | 4 - llvm/include/llvm/Analysis/LoopNestAnalysis.h | 15 +- llvm/include/llvm/CodeGen/GlobalISel/Utils.h | 7 + llvm/include/llvm/CodeGen/MachineConstantPool.h | 6 +- llvm/include/llvm/IR/Constants.h | 2 + llvm/include/llvm/IR/IntrinsicsRISCV.td | 16 +- llvm/include/llvm/IR/IntrinsicsWebAssembly.td | 14 + llvm/include/llvm/Passes/PassBuilder.h | 2 +- .../llvm/ProfileData/Coverage/CoverageMapping.h | 67 +- llvm/include/llvm/ProfileData/InstrProf.h | 4 +- llvm/include/llvm/ProfileData/InstrProfData.inc | 4 +- llvm/include/llvm/Target/TargetMachine.h | 2 +- .../include/llvm/Transforms/Utils/SimplifyIndVar.h | 2 +- llvm/include/llvm/module.modulemap | 6 +- llvm/lib/Analysis/InstructionSimplify.cpp | 5 + llvm/lib/Analysis/LazyCallGraph.cpp | 23 - llvm/lib/Analysis/LoopNestAnalysis.cpp | 122 +- llvm/lib/CodeGen/AsmPrinter/AsmPrinter.cpp | 3 +- llvm/lib/CodeGen/GlobalISel/Utils.cpp | 53 + llvm/lib/CodeGen/MachineFunction.cpp | 12 +- llvm/lib/CodeGen/RegisterClassInfo.cpp | 13 +- llvm/lib/CodeGen/SelectionDAG/SelectionDAG.cpp | 21 +- llvm/lib/IR/Constants.cpp | 8 + llvm/lib/MC/WasmObjectWriter.cpp | 7 + llvm/lib/Passes/PassBuilder.cpp | 2 +- llvm/lib/ProfileData/Coverage/CoverageMapping.cpp | 19 +- .../ProfileData/Coverage/CoverageMappingReader.cpp | 36 +- .../ProfileData/Coverage/CoverageMappingWriter.cpp | 16 +- llvm/lib/Target/AArch64/AArch64ISelLowering.cpp | 43 + llvm/lib/Target/AArch64/AArch64ISelLowering.h | 3 + llvm/lib/Target/AArch64/AArch64InstrFormats.td | 4 + llvm/lib/Target/AArch64/AArch64InstrInfo.cpp | 139 ++ llvm/lib/Target/AArch64/AArch64InstrInfo.h | 30 + llvm/lib/Target/AArch64/AArch64SVEInstrInfo.td | 19 +- llvm/lib/Target/AArch64/SVEInstrFormats.td | 25 +- llvm/lib/Target/AMDGPU/AMDGPU.td | 5 + llvm/lib/Target/AMDGPU/AMDGPUTargetMachine.cpp | 2 +- llvm/lib/Target/AMDGPU/AMDGPUTargetMachine.h | 2 +- llvm/lib/Target/AMDGPU/SIFoldOperands.cpp | 53 +- llvm/lib/Target/AMDGPU/VOP3Instructions.td | 6 +- llvm/lib/Target/ARM/ARMConstantIslandPass.cpp | 2 +- llvm/lib/Target/Mips/MipsConstantIslandPass.cpp | 2 +- llvm/lib/Target/PowerPC/PPCISelLowering.cpp | 11 - llvm/lib/Target/RISCV/AsmParser/RISCVAsmParser.cpp | 54 +- llvm/lib/Target/RISCV/RISCVISelDAGToDAG.cpp | 295 ++-- llvm/lib/Target/RISCV/RISCVISelDAGToDAG.h | 11 +- llvm/lib/Target/RISCV/RISCVISelLowering.cpp | 8 +- llvm/lib/Target/RISCV/RISCVInstrInfo.td | 14 +- llvm/lib/Target/RISCV/RISCVInstrInfoB.td | 42 +- llvm/lib/Target/RISCV/RISCVInstrInfoV.td | 37 +- llvm/lib/Target/RISCV/RISCVInstrInfoVPseudos.td | 70 + llvm/lib/Target/RISCV/RISCVInstrInfoVSDPatterns.td | 6 + llvm/lib/Target/SystemZ/SystemZISelLowering.cpp | 4 +- llvm/lib/Target/VE/VEISelLowering.cpp | 751 +++++++++- llvm/lib/Target/VE/VEISelLowering.h | 56 +- llvm/lib/Target/VE/VEInstrBuilder.h | 41 + llvm/lib/Target/VE/VEInstrInfo.td | 38 + .../WebAssembly/AsmParser/WebAssemblyAsmParser.cpp | 30 +- .../MCTargetDesc/WebAssemblyMCTargetDesc.h | 2 + .../lib/Target/WebAssembly/WebAssemblyFastISel.cpp | 11 + .../Target/WebAssembly/WebAssemblyISelLowering.cpp | 20 + .../lib/Target/WebAssembly/WebAssemblyInstrInfo.td | 2 - .../lib/Target/WebAssembly/WebAssemblyInstrSIMD.td | 40 + .../Target/WebAssembly/WebAssemblyUtilities.cpp | 19 + llvm/lib/Target/WebAssembly/WebAssemblyUtilities.h | 8 + llvm/lib/Target/X86/X86ISelLowering.cpp | 9 +- llvm/lib/Target/X86/X86MCInstLower.cpp | 5 +- llvm/lib/Target/X86/X86TargetTransformInfo.cpp | 5 +- llvm/lib/Transforms/Coroutines/Coroutines.cpp | 4 +- .../Transforms/InstCombine/InstCombineCompares.cpp | 8 +- .../lib/Transforms/Instrumentation/MemProfiler.cpp | 2 +- llvm/lib/Transforms/Scalar/JumpThreading.cpp | 4 + llvm/lib/Transforms/Scalar/LoopStrengthReduce.cpp | 5 +- llvm/lib/Transforms/Utils/SimplifyIndVar.cpp | 2 +- .../Vectorize/LoopVectorizationPlanner.h | 4 +- llvm/lib/Transforms/Vectorize/LoopVectorize.cpp | 1 + llvm/lib/Transforms/Vectorize/SLPVectorizer.cpp | 82 +- llvm/test/Analysis/LoopNestAnalysis/perfectnest.ll | 49 + llvm/test/CodeGen/AArch64/lowerMUL-newload.ll | 439 ++++++ llvm/test/CodeGen/AArch64/sve-bit-counting.ll | 173 +++ .../AArch64/sve-fixed-length-bit-counting.ll | 1128 +++++++++++++++ llvm/test/CodeGen/AArch64/sve-ptest-removal-brk.ll | 79 + .../CodeGen/AArch64/sve-ptest-removal-cmpeq.ll | 54 + .../CodeGen/AArch64/sve-ptest-removal-cmpeq.mir | 534 +++++++ .../CodeGen/AArch64/sve-ptest-removal-cmpge.ll | 54 + .../CodeGen/AArch64/sve-ptest-removal-cmpgt.ll | 54 + .../CodeGen/AArch64/sve-ptest-removal-cmphi.ll | 54 + .../CodeGen/AArch64/sve-ptest-removal-cmphs.ll | 54 + .../CodeGen/AArch64/sve-ptest-removal-cmple.ll | 39 + .../CodeGen/AArch64/sve-ptest-removal-cmplo.ll | 39 + .../CodeGen/AArch64/sve-ptest-removal-cmpls.ll | 39 + .../CodeGen/AArch64/sve-ptest-removal-cmplt.ll | 39 + .../CodeGen/AArch64/sve-ptest-removal-cmpne.ll | 54 + .../CodeGen/AArch64/sve-ptest-removal-whilege.mir | 444 ++++++ .../CodeGen/AArch64/sve-ptest-removal-whilegt.mir | 475 ++++++ .../CodeGen/AArch64/sve-ptest-removal-whilehi.mir | 444 ++++++ .../CodeGen/AArch64/sve-ptest-removal-whilehs.mir | 444 ++++++ .../CodeGen/AArch64/sve-ptest-removal-whilele.mir | 444 ++++++ .../CodeGen/AArch64/sve-ptest-removal-whilelo.mir | 444 ++++++ .../CodeGen/AArch64/sve-ptest-removal-whilels.mir | 444 ++++++ .../CodeGen/AArch64/sve-ptest-removal-whilelt.mir | 444 ++++++ .../CodeGen/AArch64/sve-ptest-removal-whilerw.mir | 306 ++++ .../CodeGen/AArch64/sve-ptest-removal-whilewr.mir | 306 ++++ llvm/test/CodeGen/AArch64/sve-setcc.ll | 1 - llvm/test/CodeGen/AMDGPU/llvm.amdgcn.fma.legacy.ll | 85 +- llvm/test/CodeGen/ARM/lowerMUL-newload.ll | 100 ++ llvm/test/CodeGen/PowerPC/aix-lr.ll | 40 +- llvm/test/CodeGen/PowerPC/compute-regpressure.ll | 2 +- llvm/test/CodeGen/PowerPC/vec_constants.ll | 89 +- llvm/test/CodeGen/RISCV/alu8.ll | 16 +- llvm/test/CodeGen/RISCV/atomic-cmpxchg.ll | 80 +- llvm/test/CodeGen/RISCV/atomic-rmw.ll | 260 ++-- llvm/test/CodeGen/RISCV/bswap-ctlz-cttz-ctpop.ll | 2 +- .../calling-conv-ilp32-ilp32f-ilp32d-common.ll | 4 +- .../RISCV/calling-conv-lp64-lp64f-lp64d-common.ll | 2 +- llvm/test/CodeGen/RISCV/calling-conv-sext-zext.ll | 12 +- llvm/test/CodeGen/RISCV/rv32Zbbp.ll | 4 +- llvm/test/CodeGen/RISCV/rv64Zbbp.ll | 4 +- llvm/test/CodeGen/RISCV/rvv/vmax-sdnode-rv32.ll | 871 +++++++++++ llvm/test/CodeGen/RISCV/rvv/vmax-sdnode-rv64.ll | 843 +++++++++++ llvm/test/CodeGen/RISCV/rvv/vmaxu-sdnode-rv32.ll | 871 +++++++++++ llvm/test/CodeGen/RISCV/rvv/vmaxu-sdnode-rv64.ll | 843 +++++++++++ llvm/test/CodeGen/RISCV/rvv/vmin-sdnode-rv32.ll | 871 +++++++++++ llvm/test/CodeGen/RISCV/rvv/vmin-sdnode-rv64.ll | 843 +++++++++++ llvm/test/CodeGen/RISCV/rvv/vminu-sdnode-rv32.ll | 871 +++++++++++ llvm/test/CodeGen/RISCV/rvv/vminu-sdnode-rv64.ll | 843 +++++++++++ llvm/test/CodeGen/RISCV/rvv/vmslt-rv32.ll | 420 ++++++ llvm/test/CodeGen/RISCV/rvv/vmslt-rv64.ll | 504 +++++++ llvm/test/CodeGen/RISCV/rvv/vmsltu-rv32.ll | 420 ++++++ llvm/test/CodeGen/RISCV/rvv/vmsltu-rv64.ll | 504 +++++++ llvm/test/CodeGen/RISCV/sext-zext-trunc.ll | 12 +- llvm/test/CodeGen/VE/Scalar/builtin_sjlj.ll | 213 +++ llvm/test/CodeGen/VE/Scalar/builtin_sjlj_bp.ll | 87 ++ .../CodeGen/VE/Scalar/builtin_sjlj_callsite.ll | 282 ++++ .../CodeGen/VE/Scalar/builtin_sjlj_landingpad.ll | 303 ++++ llvm/test/CodeGen/VE/Scalar/builtin_sjlj_lsda.ll | 16 + llvm/test/CodeGen/VE/Scalar/sjlj_except.ll | 32 - llvm/test/CodeGen/WebAssembly/call-indirect.ll | 28 + .../CodeGen/WebAssembly/simd-prefetch-offset.ll | 235 +++ llvm/test/CodeGen/X86/vector-pack-128.ll | 84 +- llvm/test/CodeGen/X86/vector-pack-256.ll | 66 +- llvm/test/MC/AMDGPU/gfx1030_unsupported.s | 3 + llvm/test/MC/AMDGPU/gfx10_asm_vop3.s | 24 + llvm/test/MC/RISCV/rv32b-aliases-valid.s | 2 +- llvm/test/MC/RISCV/rv32i-aliases-valid.s | 2 +- llvm/test/MC/RISCV/rv64b-aliases-valid.s | 2 +- llvm/test/MC/RISCV/rv64i-aliases-valid.s | 2 +- llvm/test/MC/RISCV/rvv/compare.s | 24 + llvm/test/MC/WebAssembly/simd-encodings.s | 6 + llvm/test/MC/WebAssembly/type-index.s | 8 + llvm/test/TableGen/GlobalISelEmitterSubreg.td | 5 + llvm/test/Transforms/InstSimplify/gep.ll | 12 +- .../JumpThreading/divergent-target-test.ll | 2 + .../LoopStrengthReduce/dbg-preserve-1.ll | 73 + .../Transforms/LoopVectorize/ARM/mve-reductions.ll | 81 ++ .../Inputs/ppc_generated_funcs.ll | 1 + .../ppc_generated_funcs.ll.generated.expected | 60 + .../ppc_generated_funcs.ll.nogenerated.expected | 60 + .../llvm-cov/Inputs/binary-formats.canonical.json | 12 +- .../tools/llvm-cov/Inputs/branch-c-general.o32l | Bin 0 -> 16272 bytes .../llvm-cov/Inputs/branch-c-general.proftext | 206 +++ .../llvm-cov/Inputs/branch-logical-mixed.o32l | Bin 0 -> 4884 bytes .../llvm-cov/Inputs/branch-logical-mixed.proftext | 84 ++ llvm/test/tools/llvm-cov/Inputs/branch-macros.o32l | Bin 0 -> 4456 bytes .../tools/llvm-cov/Inputs/branch-macros.proftext | 49 + .../Inputs/branch-showBranchPercentage.o32l | Bin 0 -> 3284 bytes .../Inputs/branch-showBranchPercentage.proftext | 28 + .../tools/llvm-cov/Inputs/branch-templates.o32l | Bin 0 -> 5408 bytes .../llvm-cov/Inputs/branch-templates.proftext | 38 + .../test/tools/llvm-cov/Inputs/showExpansions.json | 2 +- llvm/test/tools/llvm-cov/branch-c-general.c | 311 ++++ llvm/test/tools/llvm-cov/branch-export-json.test | 49 + llvm/test/tools/llvm-cov/branch-export-lcov.test | 73 + llvm/test/tools/llvm-cov/branch-logical-mixed.cpp | 90 ++ llvm/test/tools/llvm-cov/branch-macros.cpp | 60 + llvm/test/tools/llvm-cov/branch-noShowBranch.test | 25 + .../tools/llvm-cov/branch-showBranchPercentage.c | 77 + llvm/test/tools/llvm-cov/branch-templates.cpp | 47 + .../test/tools/llvm-cov/ignore-filename-regex.test | 6 +- llvm/test/tools/llvm-link/Inputs/i.ll | 8 + llvm/test/tools/llvm-link/archive-only-needed.ll | 15 + llvm/tools/llvm-cov/CodeCoverage.cpp | 64 + llvm/tools/llvm-cov/CoverageExporterJson.cpp | 81 +- llvm/tools/llvm-cov/CoverageExporterLcov.cpp | 97 ++ llvm/tools/llvm-cov/CoverageReport.cpp | 49 +- llvm/tools/llvm-cov/CoverageSummaryInfo.cpp | 42 +- llvm/tools/llvm-cov/CoverageSummaryInfo.h | 49 +- llvm/tools/llvm-cov/CoverageViewOptions.h | 6 + llvm/tools/llvm-cov/SourceCoverageView.cpp | 23 +- llvm/tools/llvm-cov/SourceCoverageView.h | 28 + llvm/tools/llvm-cov/SourceCoverageViewHTML.cpp | 72 + llvm/tools/llvm-cov/SourceCoverageViewHTML.h | 3 + llvm/tools/llvm-cov/SourceCoverageViewText.cpp | 50 +- llvm/tools/llvm-cov/SourceCoverageViewText.h | 3 + llvm/tools/llvm-link/llvm-link.cpp | 12 +- .../unittests/CodeGen/GlobalISel/KnownBitsTest.cpp | 81 ++ llvm/utils/TableGen/CodeGenTarget.cpp | 7 +- llvm/utils/TableGen/CodeGenTarget.h | 3 +- llvm/utils/TableGen/GlobalISelEmitter.cpp | 3 +- llvm/utils/UpdateTestChecks/asm.py | 11 +- .../utils/gn/secondary/clang/lib/Analysis/BUILD.gn | 1 + mlir/docs/Tutorials/Toy/Ch-6.md | 9 +- mlir/examples/toy/Ch2/mlir/MLIRGen.cpp | 6 +- mlir/examples/toy/Ch3/mlir/MLIRGen.cpp | 6 +- mlir/examples/toy/Ch4/mlir/MLIRGen.cpp | 6 +- mlir/examples/toy/Ch5/mlir/MLIRGen.cpp | 6 +- mlir/examples/toy/Ch6/mlir/MLIRGen.cpp | 6 +- mlir/examples/toy/Ch7/mlir/Dialect.cpp | 2 +- mlir/examples/toy/Ch7/mlir/MLIRGen.cpp | 4 +- .../StandardToLLVM/ConvertStandardToLLVM.h | 36 +- mlir/include/mlir/Dialect/LLVMIR/LLVMOpBase.td | 8 +- mlir/include/mlir/Dialect/LLVMIR/LLVMOps.td | 29 +- mlir/include/mlir/Dialect/LLVMIR/LLVMTypes.h | 205 +-- mlir/include/mlir/Dialect/LLVMIR/ROCDLOps.td | 6 +- .../include/mlir/Target/LLVMIR/ModuleTranslation.h | 2 +- mlir/include/mlir/Target/LLVMIR/TypeTranslation.h | 10 +- mlir/lib/Conversion/ArmSVEToLLVM/ArmSVEToLLVM.cpp | 7 +- mlir/lib/Conversion/AsyncToLLVM/AsyncToLLVM.cpp | 18 +- .../GPUCommon/ConvertLaunchFuncToRuntimeCalls.cpp | 25 +- mlir/lib/Conversion/GPUCommon/GPUOpsLowering.h | 4 +- .../Conversion/GPUCommon/OpToFuncCallLowering.h | 21 +- .../Conversion/GPUToNVVM/LowerGpuOpsToNVVMOps.cpp | 2 +- .../GPUToVulkan/ConvertLaunchFuncToVulkanCalls.cpp | 39 +- mlir/lib/Conversion/LinalgToLLVM/LinalgToLLVM.cpp | 14 +- .../SPIRVToLLVM/ConvertLaunchFuncToLLVMCalls.cpp | 4 +- mlir/lib/Conversion/SPIRVToLLVM/SPIRVToLLVM.cpp | 36 +- .../Conversion/StandardToLLVM/StandardToLLVM.cpp | 286 ++-- .../VectorToLLVM/ConvertVectorToLLVM.cpp | 7 +- .../lib/Conversion/VectorToROCDL/VectorToROCDL.cpp | 18 +- mlir/lib/Dialect/LLVMIR/IR/LLVMDialect.cpp | 115 +- mlir/lib/Dialect/LLVMIR/IR/LLVMTypeSyntax.cpp | 58 +- mlir/lib/Dialect/LLVMIR/IR/LLVMTypes.cpp | 103 +- mlir/lib/Dialect/LLVMIR/IR/NVVMDialect.cpp | 7 +- mlir/lib/Dialect/LLVMIR/IR/TypeDetail.h | 43 +- mlir/lib/Dialect/Linalg/IR/LinalgOps.cpp | 25 +- mlir/lib/Target/LLVMIR/ConvertFromLLVMIR.cpp | 30 +- mlir/lib/Target/LLVMIR/ModuleTranslation.cpp | 24 +- mlir/lib/Target/LLVMIR/TypeTranslation.cpp | 46 +- mlir/test/Dialect/LLVMIR/invalid.mlir | 2 +- mlir/test/Dialect/Linalg/canonicalize.mlir | 28 + mlir/test/Dialect/Linalg/fusion-tensor.mlir | 42 + mlir/test/mlir-tblgen/op-attribute.td | 9 + mlir/test/mlir-tblgen/op-decl.td | 1 + mlir/tools/mlir-tblgen/LLVMIRConversionGen.cpp | 2 +- mlir/tools/mlir-tblgen/OpDefinitionsGen.cpp | 26 + mlir/tools/mlir-tblgen/TypeDefGen.cpp | 4 +- 343 files changed, 27400 insertions(+), 2136 deletions(-) create mode 100644 clang/include/clang/Analysis/Analyses/CalledOnceCheck.h create mode 100644 clang/lib/Analysis/CalledOnceCheck.cpp create mode 100644 clang/test/CoverageMapping/branch-constfolded.cpp create mode 100644 clang/test/CoverageMapping/branch-logical-mixed.cpp create mode 100644 clang/test/CoverageMapping/branch-macros.cpp create mode 100644 clang/test/CoverageMapping/branch-mincounters.cpp create mode 100644 clang/test/CoverageMapping/branch-templates.cpp create mode 100644 clang/test/Profile/branch-logical-mixed.cpp create mode 100644 clang/test/Profile/branch-profdup.cpp create mode 100644 clang/test/SemaObjC/attr-called-once.m create mode 100644 clang/test/SemaObjC/warn-called-once.m create mode 100644 clang/test/SemaOpenCLCXX/members.cl create mode 100644 llvm/lib/Target/VE/VEInstrBuilder.h create mode 100644 llvm/test/CodeGen/AArch64/lowerMUL-newload.ll create mode 100644 llvm/test/CodeGen/AArch64/sve-bit-counting.ll create mode 100644 llvm/test/CodeGen/AArch64/sve-fixed-length-bit-counting.ll create mode 100644 llvm/test/CodeGen/AArch64/sve-ptest-removal-brk.ll create mode 100644 llvm/test/CodeGen/AArch64/sve-ptest-removal-cmpeq.ll create mode 100644 llvm/test/CodeGen/AArch64/sve-ptest-removal-cmpeq.mir create mode 100644 llvm/test/CodeGen/AArch64/sve-ptest-removal-cmpge.ll create mode 100644 llvm/test/CodeGen/AArch64/sve-ptest-removal-cmpgt.ll create mode 100644 llvm/test/CodeGen/AArch64/sve-ptest-removal-cmphi.ll create mode 100644 llvm/test/CodeGen/AArch64/sve-ptest-removal-cmphs.ll create mode 100644 llvm/test/CodeGen/AArch64/sve-ptest-removal-cmple.ll create mode 100644 llvm/test/CodeGen/AArch64/sve-ptest-removal-cmplo.ll create mode 100644 llvm/test/CodeGen/AArch64/sve-ptest-removal-cmpls.ll create mode 100644 llvm/test/CodeGen/AArch64/sve-ptest-removal-cmplt.ll create mode 100644 llvm/test/CodeGen/AArch64/sve-ptest-removal-cmpne.ll create mode 100644 llvm/test/CodeGen/AArch64/sve-ptest-removal-whilege.mir create mode 100644 llvm/test/CodeGen/AArch64/sve-ptest-removal-whilegt.mir create mode 100644 llvm/test/CodeGen/AArch64/sve-ptest-removal-whilehi.mir create mode 100644 llvm/test/CodeGen/AArch64/sve-ptest-removal-whilehs.mir create mode 100644 llvm/test/CodeGen/AArch64/sve-ptest-removal-whilele.mir create mode 100644 llvm/test/CodeGen/AArch64/sve-ptest-removal-whilelo.mir create mode 100644 llvm/test/CodeGen/AArch64/sve-ptest-removal-whilels.mir create mode 100644 llvm/test/CodeGen/AArch64/sve-ptest-removal-whilelt.mir create mode 100644 llvm/test/CodeGen/AArch64/sve-ptest-removal-whilerw.mir create mode 100644 llvm/test/CodeGen/AArch64/sve-ptest-removal-whilewr.mir create mode 100644 llvm/test/CodeGen/RISCV/rvv/vmax-sdnode-rv32.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vmax-sdnode-rv64.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vmaxu-sdnode-rv32.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vmaxu-sdnode-rv64.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vmin-sdnode-rv32.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vmin-sdnode-rv64.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vminu-sdnode-rv32.ll create mode 100644 llvm/test/CodeGen/RISCV/rvv/vminu-sdnode-rv64.ll create mode 100644 llvm/test/CodeGen/VE/Scalar/builtin_sjlj.ll create mode 100644 llvm/test/CodeGen/VE/Scalar/builtin_sjlj_bp.ll create mode 100644 llvm/test/CodeGen/VE/Scalar/builtin_sjlj_callsite.ll create mode 100644 llvm/test/CodeGen/VE/Scalar/builtin_sjlj_landingpad.ll create mode 100644 llvm/test/CodeGen/VE/Scalar/builtin_sjlj_lsda.ll delete mode 100644 llvm/test/CodeGen/VE/Scalar/sjlj_except.ll create mode 100644 llvm/test/CodeGen/WebAssembly/call-indirect.ll create mode 100644 llvm/test/CodeGen/WebAssembly/simd-prefetch-offset.ll create mode 100644 llvm/test/Transforms/LoopStrengthReduce/dbg-preserve-1.ll create mode 100644 llvm/test/tools/llvm-cov/Inputs/branch-c-general.o32l create mode 100644 llvm/test/tools/llvm-cov/Inputs/branch-c-general.proftext create mode 100644 llvm/test/tools/llvm-cov/Inputs/branch-logical-mixed.o32l create mode 100644 llvm/test/tools/llvm-cov/Inputs/branch-logical-mixed.proftext create mode 100644 llvm/test/tools/llvm-cov/Inputs/branch-macros.o32l create mode 100644 llvm/test/tools/llvm-cov/Inputs/branch-macros.proftext create mode 100644 llvm/test/tools/llvm-cov/Inputs/branch-showBranchPercentage.o32l create mode 100644 llvm/test/tools/llvm-cov/Inputs/branch-showBranchPercentage.proftext create mode 100644 llvm/test/tools/llvm-cov/Inputs/branch-templates.o32l create mode 100644 llvm/test/tools/llvm-cov/Inputs/branch-templates.proftext create mode 100644 llvm/test/tools/llvm-cov/branch-c-general.c create mode 100644 llvm/test/tools/llvm-cov/branch-export-json.test create mode 100644 llvm/test/tools/llvm-cov/branch-export-lcov.test create mode 100644 llvm/test/tools/llvm-cov/branch-logical-mixed.cpp create mode 100644 llvm/test/tools/llvm-cov/branch-macros.cpp create mode 100644 llvm/test/tools/llvm-cov/branch-noShowBranch.test create mode 100644 llvm/test/tools/llvm-cov/branch-showBranchPercentage.c create mode 100644 llvm/test/tools/llvm-cov/branch-templates.cpp create mode 100644 llvm/test/tools/llvm-link/Inputs/i.ll create mode 100644 llvm/test/tools/llvm-link/archive-only-needed.ll