This is an automated email from the git hooks/post-receive script.

unknown user pushed a change to branch master in repository llvm.

from 643e4ad7f2f AMDGPU/GlobalISel: Custom lower control flow intrinsics new fa7c34bbafe AMDGPU/GlobalISel: Legalize workitem ID intrinsics new c087c304f7a AMDGPU/GlobalISel: Legalize workgroup ID intrinsics new 51744f169f8 AMDGPU/GlobalISel: Lower kernarg segment ptr intrinsics new d51fdec4e02 AMDGPU/GlobalISel: Handle more input argument intrinsics

The 4 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference.

Summary of changes: lib/Target/AMDGPU/AMDGPUCallLowering.cpp | 161 +++++++++++++++------ lib/Target/AMDGPU/AMDGPUInstructionSelector.cpp | 20 --- lib/Target/AMDGPU/AMDGPULegalizerInfo.cpp | 153 +++++++++++++++++++- lib/Target/AMDGPU/AMDGPULegalizerInfo.h | 14 ++ .../inst-select-amdgcn.kernarg.segment.ptr.mir | 19 --- .../irtranslator-amdgpu_kernel-system-sgprs.ll | 118 ++++++++++++++- .../AMDGPU/GlobalISel/irtranslator-amdgpu_ps.ll | 2 +- .../AMDGPU/GlobalISel/irtranslator-amdgpu_vs.ll | 18 +-- .../GlobalISel/irtranslator-fast-math-flags.ll | 2 +- .../AMDGPU/GlobalISel/llvm.amdgcn.dispatch.id.ll | 19 +++ .../AMDGPU/GlobalISel/llvm.amdgcn.dispatch.ptr.ll | 18 +++ .../GlobalISel/llvm.amdgcn.implicit.buffer.ptr.ll | 17 +++ .../GlobalISel/llvm.amdgcn.kernarg.segment.ptr.ll | 125 ++++++++++++++++ .../AMDGPU/GlobalISel/llvm.amdgcn.queue.ptr.ll | 18 +++ .../AMDGPU/GlobalISel/llvm.amdgcn.workgroup.id.ll | 106 ++++++++++++++ .../AMDGPU/GlobalISel/llvm.amdgcn.workitem.id.ll | 92 ++++++++++++ .../AMDGPU/llvm.amdgcn.implicit.buffer.ptr.ll | 2 +- 17 files changed, 807 insertions(+), 97 deletions(-) delete mode 100644 test/CodeGen/AMDGPU/GlobalISel/inst-select-amdgcn.kernarg.segme [...] create mode 100644 test/CodeGen/AMDGPU/GlobalISel/llvm.amdgcn.dispatch.id.ll create mode 100644 test/CodeGen/AMDGPU/GlobalISel/llvm.amdgcn.dispatch.ptr.ll create mode 100644 test/CodeGen/AMDGPU/GlobalISel/llvm.amdgcn.implicit.buffer.ptr.ll create mode 100644 test/CodeGen/AMDGPU/GlobalISel/llvm.amdgcn.kernarg.segment.ptr.ll create mode 100644 test/CodeGen/AMDGPU/GlobalISel/llvm.amdgcn.queue.ptr.ll create mode 100644 test/CodeGen/AMDGPU/GlobalISel/llvm.amdgcn.workgroup.id.ll create mode 100644 test/CodeGen/AMDGPU/GlobalISel/llvm.amdgcn.workitem.id.ll