This is an automated email from the git hooks/post-receive script.

unknown user pushed a change to branch master in repository linux.

from fd8c09ad0d87 Merge tag 'kbuild-v6.14' of git://git.kernel.org/pub/scm/l [...] new 0207244ea0e7 riscv: defconfig: enable pinctrl and dwmac support for TH1520 new 9d0593da9459 riscv/futex: Optimize atomic cmpxchg new 26f2d6de4179 riscv: defconfig: drop RT_GROUP_SCHED=y new 9d87cf525fd2 RISC-V: Mark riscv_v_init() as __init new e576b7cb8183 dt-bindings: riscv: Add xtheadvector ISA extension description new bf6279b38a4b dt-bindings: cpus: add a thead vlen register length property new ce1daeeba600 riscv: dts: allwinner: Add xtheadvector to the D1/D1s devicetree new cddd63869f92 riscv: Add thead and xtheadvector as a vendor extension new 377be47f90e4 riscv: vector: Use vlenb from DT for thead new 66f197785d51 RISC-V: define the elements of the VCSR vector CSR new b9a931442451 riscv: csr: Add CSR encodings for CSR_VXRM/CSR_VXSAT new 01e3313e34d0 riscv: Add xtheadvector instruction definitions new d863910eabaf riscv: vector: Support xtheadvector save/restore new a5ea53da65c5 riscv: hwprobe: Add thead vendor extension probing new 7fa00fd6ff53 riscv: hwprobe: Document thead vendor extensions and xthea [...] new 57d7713af93e selftests: riscv: Fix vector tests new c384c5d4a2ae selftests: riscv: Support xtheadvector in vector tests new 4bf97069239b riscv: Add ghostwrite vulnerability new 2613c15b0cc1 Merge patch series "riscv: Add support for xtheadvector" new b6de116e4636 riscv/mm/fault: add show_pte() before die() new 101971298be2 riscv: add a warning when physical memory address overflows new 1b5f3c51fbb8 Merge tag 'riscv-for-linus-6.14-mw1' of git://git.kernel.o [...] new d555ed45a5a1 PCI: Restore original INTX_DISABLE bit by pcim_intx() new 0c0746f9dcd6 Merge tag 'pci-v6.14-fixes-1' of git://git.kernel.org/pub/ [...] new f214b7beb006 drm/amdkfd: Block per-queue reset when halt_if_hws_hang=1 new 5cda56bd86c4 drm/amd/amdgpu: change the config of cgcg on gfx12 new 819bf6662b93 drm/amd/pm: Mark MM activity as unsupported new f88192d2335b drm/amd/display: Correct register address in dcn35 new 9078a5bfa21e drm/amdkfd: only flush the validate MES contex new 7f2b5237e313 drm/amd/display: restore invalid MSA timing check for freesync new 8dcb26b493d3 Merge tag 'amd-drm-fixes-6.14-2025-01-29' of https://gitla [...] new 851faa888a52 Merge tag 'drm-next-2025-02-01' of https://gitlab.freedesk [...]

The 32 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference.

Summary of changes: Documentation/arch/riscv/hwprobe.rst | 10 + Documentation/devicetree/bindings/riscv/cpus.yaml | 19 ++ .../devicetree/bindings/riscv/extensions.yaml | 10 + arch/riscv/Kconfig.errata | 11 + arch/riscv/Kconfig.vendor | 26 ++ arch/riscv/boot/dts/allwinner/sun20i-d1s.dtsi | 3 +- arch/riscv/configs/defconfig | 1 - arch/riscv/errata/thead/errata.c | 28 ++ arch/riscv/include/asm/bugs.h | 22 ++ arch/riscv/include/asm/cpufeature.h | 2 + arch/riscv/include/asm/csr.h | 15 + arch/riscv/include/asm/errata_list.h | 3 +- arch/riscv/include/asm/futex.h | 2 +- arch/riscv/include/asm/hwprobe.h | 5 +- arch/riscv/include/asm/switch_to.h | 2 +- arch/riscv/include/asm/vector.h | 222 +++++++++++---- arch/riscv/include/asm/vendor_extensions/thead.h | 47 ++++ .../include/asm/vendor_extensions/thead_hwprobe.h | 19 ++ .../include/asm/vendor_extensions/vendor_hwprobe.h | 37 +++ arch/riscv/include/uapi/asm/hwprobe.h | 3 +- arch/riscv/include/uapi/asm/vendor/thead.h | 3 + arch/riscv/kernel/Makefile | 2 + arch/riscv/kernel/bugs.c | 60 ++++ arch/riscv/kernel/cpufeature.c | 59 +++- arch/riscv/kernel/kernel_mode_vector.c | 8 +- arch/riscv/kernel/process.c | 4 +- arch/riscv/kernel/signal.c | 6 +- arch/riscv/kernel/sys_hwprobe.c | 5 + arch/riscv/kernel/vector.c | 26 +- arch/riscv/kernel/vendor_extensions.c | 10 + arch/riscv/kernel/vendor_extensions/Makefile | 2 + arch/riscv/kernel/vendor_extensions/thead.c | 29 ++ .../riscv/kernel/vendor_extensions/thead_hwprobe.c | 19 ++ arch/riscv/mm/fault.c | 52 ++++ arch/riscv/mm/init.c | 8 +- drivers/base/cpu.c | 3 + drivers/gpu/drm/amd/amdgpu/gfx_v12_0.c | 11 - .../gpu/drm/amd/amdkfd/kfd_device_queue_manager.c | 4 +- .../gpu/drm/amd/amdkfd/kfd_process_queue_manager.c | 7 +- drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm.c | 12 +- .../amd/display/dc/clk_mgr/dcn35/dcn35_clk_mgr.c | 2 +- drivers/gpu/drm/amd/pm/swsmu/smu13/aldebaran_ppt.c | 1 - drivers/pci/devres.c | 34 ++- include/linux/cpu.h | 1 + scripts/selinux/genheaders/genheaders | Bin 0 -> 90112 bytes tools/testing/selftests/riscv/vector/.gitignore | 3 +- tools/testing/selftests/riscv/vector/Makefile | 17 +- .../selftests/riscv/vector/v_exec_initval_nolibc.c | 94 +++++++ tools/testing/selftests/riscv/vector/v_helpers.c | 68 +++++ tools/testing/selftests/riscv/vector/v_helpers.h | 8 + tools/testing/selftests/riscv/vector/v_initval.c | 22 ++ .../selftests/riscv/vector/v_initval_nolibc.c | 72 ----- .../selftests/riscv/vector/vstate_exec_nolibc.c | 20 +- .../testing/selftests/riscv/vector/vstate_prctl.c | 305 +++++++++++++-------- 54 files changed, 1146 insertions(+), 318 deletions(-) create mode 100644 arch/riscv/include/asm/bugs.h create mode 100644 arch/riscv/include/asm/vendor_extensions/thead.h create mode 100644 arch/riscv/include/asm/vendor_extensions/thead_hwprobe.h create mode 100644 arch/riscv/include/asm/vendor_extensions/vendor_hwprobe.h create mode 100644 arch/riscv/include/uapi/asm/vendor/thead.h create mode 100644 arch/riscv/kernel/bugs.c create mode 100644 arch/riscv/kernel/vendor_extensions/thead.c create mode 100644 arch/riscv/kernel/vendor_extensions/thead_hwprobe.c create mode 100755 scripts/selinux/genheaders/genheaders create mode 100644 tools/testing/selftests/riscv/vector/v_exec_initval_nolibc.c create mode 100644 tools/testing/selftests/riscv/vector/v_helpers.c create mode 100644 tools/testing/selftests/riscv/vector/v_helpers.h create mode 100644 tools/testing/selftests/riscv/vector/v_initval.c delete mode 100644 tools/testing/selftests/riscv/vector/v_initval_nolibc.c