This is an automated email from the git hooks/post-receive script.

tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/llvm-master-aarch64-mainline-allyesconfig in repository toolchain/ci/llvm-project.

from 9ad565f70ec [WinEH] Allocate space in funclets stack to save XMM CSRs adds c760b5da116 [ARM][LowOverheadLoops] Add CPSR defs adds 20db94b7b30 ObjectFileELF: Use llvm::JamCRC to refactor CRC32 computation adds b32ceb79b00 [TargetLowering] SimplifyMultipleUseDemandedBits - add BITC [...] adds d0164fc5258 [SelectionDAG] GetDemandedBits - update OR/XOR ops to just [...] adds 898d953693f [AArch64] Define ETE and TRBE system registers adds cb5f7de4487 [ARM][ParallelDSP] Regenerate multi-use-loads.ll test checks adds fcdceab7e12 Fix some "control reaches end of non-void function" warnings adds 9758407bf10 [TargetLowering] SimplifyMultipleUseDemandedBits - add SIGN [...] adds 00e89b428b9 [AMDGPU] Add llvm.amdgcn.softwqm intrinsic adds a424a1f3518 [SelectionDAG] GetDemandedBits - update SIGN_EXTEND_INREG o [...] adds 7440065bd81 [NFC][ARM][ParallelDSP] Cleanup isNarrowSequence adds d93e8ece7b6 [X86][SSE] Replace PMULDQ GetDemandedBits combine with Simp [...] adds c229cfeb7a7 [InstCombine] remove flop from lerp patterns adds 0ab0bb91aad [lldb] Don't dynamically allocate the posix option validator. adds 61478ec6ac9 Make the CXXABIs respect the target's default calling convention. adds b1fc6f61301 [MIPS GlobalISel] Select inttoptr and ptrtoint adds 0b283570532 [AMDGPU] Move WQM/WWM intrinsic instruction selection to AM [...] adds d67b550df53 DWARF: Improve type safety or range lists parsing adds cf217945666 [MIPS GlobalISel] Fix check for void return during lowerCall adds 250ee88ff2c gn build: Merge r366956 adds d2a4e578912 gn build: Merge r367043 adds 623950db508 [lldb][NFC] Remove eDiagnosticOriginGo adds 9bd22fec0d7 [PowerPC] Add getCRSaveOffset to improve readability. [NFC] adds 7ee0867a85c [clangd] Fix background index not triggering on windows due [...] adds 76ba1cf1f1e [Clangd] Disable ExtractVariable for all types of assignments adds 3da59e55138 [ARM][ParallelDSP] Combine structs adds 447ef830684 [CMake] Loosen Python version check and ignore patch version adds 8a8c69808c3 [OPENMP]Add support for analysis of reduction variables. adds 3d51d4ed6d2 [ELF] Detemplate maybeReportUndefined and copySectionsIntoP [...] adds 13f337c4cb4 Revert r367091, it caused PR42777. adds 92363a3ada3 [ARM] Set default alignment to 64bits adds 736e8aa8ed4 Fix a bug in std::chrono::abs where it would fail when the [...] adds 91e8eac73ab [clangd] Support extraction of binary "subexpressions" like [...] adds ffc722a3581 [llvm] [FileCheck] Use FILECHECK_DUMP_INPUT_ON_FAILURE only [...] adds 40a10446c08 [llvm] [lit/tests] Replace 'env -u' with more portable construct adds 2cde8b5db62 [AArch64][SVE2] Rename bitperm feature to sve2-bitperm adds ac4a5c15feb [CMake] Print Python version on Windows adds d6c448244bf [ELF] Simplify with dyn_cast_or_null. NFC adds 81dab368bff [CMake] Fix find_python_libs_windows adds cdeaac5dce2 [llvm-objcopy] Add support for --add-section for COFF adds 711556e6a82 [AMDGPU] Fix typo. adds be4a78af465 Document that LLDB_LOG macros use the format_providers. adds 9df6177d380 [PowerPC][AIX]Add lowering of MCSymbol MachineOperand. adds 2e040398f8d [Sema] Fix -Wuninitialized for struct assignment from GNU C [...] adds 51dcb292cc0 [lld-link] diagnose undefined symbols before LTO when possible adds d6cdd98a25b [clang-format] Fix style of css file paths adds 7070a0b02a9 [TableGen] Move interpreter properties into a separate file (NFC) adds 463a48e416f [TableGen] Move target properties into a separate file (NFC) adds 01f277e2db1 [TableGen] Move core properties into a separate file (NFC) adds 485b8789de8 Revert "[X86][SSE] Replace PMULDQ GetDemandedBits combine w [...] adds 6baac18a760 add 'a' to chmod in llvm-lipo executability tests adds deea000c915 [MemorySSA & LoopPassManager] Analysis can be preserved onl [...] adds f184ce53a7c [CMake] Allow LLVM_EXTERNAL_<proj>_SOURCE_DIR to be overrid [...] adds 487e9577759 [InstCombine] add tests for fdiv with negated operand; NFC adds a9ab31558ca [InstCombine] canonicalize negated operand of fdiv adds e3a0fc72d75 Partially revert rC365414; `ln -n` is not portable adds a41f61625a9 [Remarks] Support parsing remark metadata in the YAML remar [...] adds c0fc24bb8e0 [CodeGen] fix test that broke with rL367146 adds cdc74e21978 Revert "[Remarks] Support parsing remark metadata in the YA [...] adds d4044aad66a [TableGen] Fix stale include paths adds fe4b12b4dea [CMake] Print the correct variables adds 55a68a24003 [JumpThreading] Stop searching predecessor when the current [...] adds 64a5f9e1125 Reland: [Remarks] Support parsing remark metadata in the YA [...] adds d20a0fe2033 [InstCombine] add tests for fsub with negated operand; NFC adds 01ba91e6af7 [NewPM] Run avx*-builtins.c tests under the new pass manager only adds 95ed4c38353 Fix remarks unit test on Windows adds d89f6cb2990 Revert [IPSCCP] Add assertion to surface cases where we zap [...] adds ec63dc2c35f [Remarks] Update unit test to use StringRef::lower adds f5a338369be [Remarks] Silence Wreturn-type warning adds aa8b9993c23 [AArch64][GlobalISel] Select @llvm.aarch64.stlxr for 32-bit [...] adds 7bc4fad0fbe [AArch64][GlobalISel] Implement narrowing of G_SEXT. adds b28ffd8f357 driver: Don't warn about assembler flags being unused when [...] adds 92a2e1bbb90 Revert "[ARM] Set default alignment to 64bits" adds 1361a4c2d8b clang-format: Support `if CONSTEXPR` if CONSTEXPR is a macro. adds 6faac434ed6 [mips] Add (dis)assembler tests for beqzl and bnezl instruc [...] adds 3ff6126487d [TargetLowering] Add depth limit to SimplifyMultipleUseDema [...] adds 51bfb84852e [compiler-rt] Fix running tests on macOS when XCode is not [...] adds 8a526717820 [SelectionDAG] Check for any recursion depth greater than o [...] adds 353a8484731 [X86][SSE] Replace PMULDQ GetDemandedBits combine with Simp [...] adds 02b9e45a7e4 [InstSimplify] remove quadratic time looping (PR42771) adds 603f94aa2a1 [TargetLowering] SimplifyMultipleUseDemandedBits - add BITC [...] adds 062cd8bb1de [AMDGPU] Regenerate tests. adds 464cb6c8c8b Attempt to make test in r367165 more robust. adds 60c1ee23ffb [Driver] Fix "unannotated fall-through between switch labels". NFC adds f0f63cab7f5 [clangd] Fix NDEBUG build problem introduced by rL366698 adds 37a32f3c96f Regenerate UXTB tests adds 791951bd32a Stricter check for the memory access. adds 76f2f04d9db [DAGCombine] narrowInsertExtractVectorBinOp - early out for [...] adds 197c08d64ee [Driver] Additional fixup of NOWARN test case from r367165 adds d4ace50ed0e Fix PR35637: suboptimal codegen for `vector<unsigned char>`. adds cc0a4cdc890 [FunctionAttrs] Annotate "willreturn" for intrinsics adds afd4a37b2a3 [IR] Fix getPointerAlignment for CallBase adds bd68a052f29 [lldb] Also include the array definition in CommandOptions.inc adds e7bea9b73a5 [Attributor] Deduce "align" attribute

No new revisions were added by this update.

Summary of changes: clang-tools-extra/clang-doc/HTMLGenerator.cpp | 2 + .../clangd/GlobalCompilationDatabase.cpp | 82 +- .../clangd/GlobalCompilationDatabase.h | 16 +- clang-tools-extra/clangd/Selection.cpp | 16 +- clang-tools-extra/clangd/Selection.h | 3 + .../clangd/refactor/tweaks/ExtractVariable.cpp | 175 +- .../clangd/unittests/SelectionTests.cpp | 17 + clang-tools-extra/clangd/unittests/TweakTests.cpp | 73 +- .../unittests/clang-doc/HTMLGeneratorTest.cpp | 17 +- clang/include/clang/AST/OpenMPClause.h | 6 +- clang/lib/AST/ItaniumCXXABI.cpp | 2 +- clang/lib/AST/MicrosoftCXXABI.cpp | 2 +- clang/lib/Driver/ToolChains/Clang.cpp | 33 + clang/lib/Format/ContinuationIndenter.cpp | 3 +- clang/lib/Format/FormatToken.h | 9 + clang/lib/Format/TokenAnnotator.cpp | 15 +- clang/lib/Format/UnwrappedLineParser.cpp | 2 +- clang/lib/Sema/SemaDecl.cpp | 9 +- clang/test/Analysis/cfg-openmp.cpp | 313 ++-- clang/test/CodeGen/avx512-reduceMinMaxIntrin.c | 290 ++-- clang/test/CodeGen/avx512f-builtins.c | 12 +- clang/test/CodeGen/avx512vl-builtins.c | 43 +- clang/test/CodeGen/avx512vlbw-builtins.c | 85 +- clang/test/CodeGen/complex-math.c | 23 +- clang/test/CodeGen/libcalls.c | 2 +- .../CodeGenOpenCLCXX/addrspace-derived-base.cl | 4 +- clang/test/CodeGenOpenCLCXX/addrspace-of-this.cl | 40 +- clang/test/CodeGenOpenCLCXX/addrspace-operators.cl | 8 +- .../test/CodeGenOpenCLCXX/addrspace-with-class.cl | 30 +- .../method-overload-address-space.cl | 14 +- .../CodeGenOpenCLCXX/template-address-spaces.cl | 6 +- clang/test/Driver/as-options.s | 48 + clang/test/Driver/no-canonical-prefixes.c | 9 +- .../distribute_parallel_for_reduction_messages.cpp | 8 + ...ribute_parallel_for_simd_reduction_messages.cpp | 7 + .../OpenMP/distribute_simd_reduction_messages.cpp | 7 + clang/test/OpenMP/for_reduction_messages.cpp | 8 + clang/test/OpenMP/for_simd_reduction_messages.cpp | 8 + .../OpenMP/parallel_for_reduction_messages.cpp | 7 + .../parallel_for_simd_reduction_messages.cpp | 7 + clang/test/OpenMP/parallel_reduction_messages.cpp | 7 + .../parallel_sections_reduction_messages.cpp | 9 + clang/test/OpenMP/sections_reduction_messages.cpp | 10 + clang/test/OpenMP/simd_reduction_messages.cpp | 7 + .../target_parallel_for_reduction_messages.cpp | 7 + ...target_parallel_for_simd_reduction_messages.cpp | 7 + .../OpenMP/target_parallel_reduction_messages.cpp | 7 + clang/test/OpenMP/target_reduction_messages.cpp | 7 + .../test/OpenMP/target_simd_reduction_messages.cpp | 7 + ..._distribute_parallel_for_reduction_messages.cpp | 7 + ...ribute_parallel_for_simd_reduction_messages.cpp | 7 + .../target_teams_distribute_reduction_messages.cpp | 7 + ...et_teams_distribute_simd_reduction_messages.cpp | 7 + .../OpenMP/target_teams_reduction_messages.cpp | 7 + clang/test/OpenMP/taskloop_reduction_messages.cpp | 7 + .../OpenMP/taskloop_simd_reduction_messages.cpp | 7 + ..._distribute_parallel_for_reduction_messages.cpp | 8 + ...ribute_parallel_for_simd_reduction_messages.cpp | 8 + .../OpenMP/teams_distribute_reduction_messages.cpp | 8 + .../teams_distribute_simd_reduction_messages.cpp | 8 + clang/test/OpenMP/teams_reduction_messages.cpp | 8 + .../Sema/warn-uninitialized-statement-expression.c | 56 + clang/unittests/Format/FormatTest.cpp | 89 + compiler-rt/cmake/base-config-ix.cmake | 19 +- libcxx/benchmarks/ContainerBenchmarks.hpp | 17 + libcxx/benchmarks/vector_operations.bench.cpp | 8 + libcxx/include/chrono | 2 +- libcxx/include/vector | 156 +- .../time.duration/time.duration.alg/abs.pass.cpp | 6 + lld/COFF/Driver.cpp | 46 +- lld/COFF/SymbolTable.cpp | 173 +- lld/COFF/SymbolTable.h | 10 +- lld/ELF/Relocations.cpp | 3 +- lld/ELF/Symbols.cpp | 2 +- lld/ELF/Writer.cpp | 4 +- lld/test/COFF/unresolved-lto-bitcode.ll | 30 + lld/test/COFF/unresolved-lto.ll | 29 + lldb/CMakeLists.txt | 5 +- lldb/cmake/modules/LLDBConfig.cmake | 47 +- lldb/include/lldb/Core/CMakeLists.txt | 7 - lldb/include/lldb/Expression/DiagnosticManager.h | 2 - lldb/include/lldb/Utility/Log.h | 20 + lldb/source/Commands/CommandObjectBreakpoint.cpp | 24 +- .../Commands/CommandObjectBreakpointCommand.cpp | 11 +- lldb/source/Commands/CommandObjectCommands.cpp | 13 - lldb/source/Commands/CommandObjectDisassemble.cpp | 2 - lldb/source/Commands/CommandObjectExpression.cpp | 2 - lldb/source/Commands/CommandObjectFrame.cpp | 6 - lldb/source/Commands/CommandObjectHelp.cpp | 2 - lldb/source/Commands/CommandObjectLog.cpp | 2 - lldb/source/Commands/CommandObjectMemory.cpp | 20 +- lldb/source/Commands/CommandObjectPlatform.cpp | 30 +- lldb/source/Commands/CommandObjectProcess.cpp | 15 - lldb/source/Commands/CommandObjectRegister.cpp | 3 - lldb/source/Commands/CommandObjectSettings.cpp | 9 - lldb/source/Commands/CommandObjectSource.cpp | 6 - lldb/source/Commands/CommandObjectTarget.cpp | 32 +- lldb/source/Commands/CommandObjectThread.cpp | 19 - lldb/source/Commands/CommandObjectType.cpp | 27 - lldb/source/Commands/CommandObjectWatchpoint.cpp | 8 - .../Commands/CommandObjectWatchpointCommand.cpp | 2 - lldb/source/Commands/Options.td | 8 +- lldb/source/Commands/OptionsBase.td | 9 +- lldb/source/Core/CMakeLists.txt | 12 +- lldb/source/Core/Debugger.cpp | 4 +- lldb/source/Core/ModuleList.cpp | 12 +- lldb/source/Core/Properties.td | 118 ++ lldb/source/Interpreter/CMakeLists.txt | 12 +- lldb/source/Interpreter/CommandInterpreter.cpp | 4 +- lldb/source/Interpreter/Properties.td | 28 + .../DynamicLoader/POSIX-DYLD/DYLDRendezvous.cpp | 2 + .../Plugins/ObjectFile/ELF/ObjectFileELF.cpp | 76 +- .../Plugins/SymbolFile/DWARF/DWARFDebugRanges.cpp | 5 - .../Plugins/SymbolFile/DWARF/DWARFDebugRanges.h | 4 +- lldb/source/Plugins/SymbolFile/DWARF/DWARFUnit.cpp | 2 +- .../Plugins/SymbolFile/DWARF/SymbolFileDWARF.cpp | 4 +- .../Plugins/SymbolFile/DWARF/SymbolFileDWARF.h | 11 +- lldb/source/Target/CMakeLists.txt | 12 +- lldb/source/Target/Platform.cpp | 8 +- lldb/source/Target/Process.cpp | 4 +- .../lldb/Core => source/Target}/Properties.td | 147 +- lldb/source/Target/Target.cpp | 8 +- lldb/source/Target/Thread.cpp | 4 +- lldb/utils/TableGen/LLDBOptionDefEmitter.cpp | 15 +- llvm/CMakeLists.txt | 6 +- llvm/docs/CommandGuide/llvm-objcopy.rst | 14 +- llvm/docs/Remarks.rst | 33 +- llvm/include/llvm/IR/Intrinsics.td | 212 ++- llvm/include/llvm/IR/IntrinsicsAMDGPU.td | 7 + llvm/include/llvm/Remarks/RemarkParser.h | 4 + llvm/include/llvm/Support/AArch64TargetParser.def | 58 +- llvm/include/llvm/Support/AArch64TargetParser.h | 2 +- llvm/include/llvm/Support/ARMTargetParser.h | 2 +- llvm/include/llvm/Transforms/IPO/Attributor.h | 25 + .../llvm/Transforms/Scalar/LoopPassManager.h | 2 - llvm/lib/CodeGen/GlobalISel/LegalizerHelper.cpp | 20 + llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp | 5 +- llvm/lib/CodeGen/SelectionDAG/SelectionDAG.cpp | 24 +- llvm/lib/CodeGen/SelectionDAG/TargetLowering.cpp | 73 +- llvm/lib/CodeGen/TargetLoweringObjectFileImpl.cpp | 3 + llvm/lib/IR/Value.cpp | 8 +- llvm/lib/Remarks/RemarkParser.cpp | 16 + llvm/lib/Remarks/YAMLRemarkParser.cpp | 105 ++ llvm/lib/Remarks/YAMLRemarkParser.h | 9 + llvm/lib/Support/AArch64TargetParser.cpp | 4 +- llvm/lib/Target/AArch64/AArch64.td | 17 +- llvm/lib/Target/AArch64/AArch64InstrInfo.td | 6 +- .../Target/AArch64/AArch64InstructionSelector.cpp | 24 +- llvm/lib/Target/AArch64/AArch64LegalizerInfo.cpp | 46 +- llvm/lib/Target/AArch64/AArch64Subtarget.h | 4 + llvm/lib/Target/AArch64/AArch64SystemOperands.td | 23 + .../Target/AArch64/AsmParser/AArch64AsmParser.cpp | 2 +- llvm/lib/Target/AMDGPU/AMDGPUCallLowering.cpp | 4 +- llvm/lib/Target/AMDGPU/AMDGPUISelDAGToDAG.cpp | 27 + llvm/lib/Target/AMDGPU/SIFixSGPRCopies.cpp | 1 + llvm/lib/Target/AMDGPU/SIISelLowering.cpp | 10 - llvm/lib/Target/AMDGPU/SIInstrInfo.cpp | 3 + llvm/lib/Target/AMDGPU/SIInstructions.td | 4 + llvm/lib/Target/AMDGPU/SIWholeQuadMode.cpp | 10 +- llvm/lib/Target/ARM/ARMInstrThumb2.td | 6 +- llvm/lib/Target/ARM/ARMParallelDSP.cpp | 65 +- llvm/lib/Target/Mips/MipsCallLowering.cpp | 4 +- llvm/lib/Target/Mips/MipsInstructionSelector.cpp | 5 + llvm/lib/Target/Mips/MipsLegalizerInfo.cpp | 5 +- llvm/lib/Target/Mips/MipsRegisterBankInfo.cpp | 2 + llvm/lib/Target/PowerPC/PPCFrameLowering.cpp | 18 +- llvm/lib/Target/PowerPC/PPCFrameLowering.h | 5 + llvm/lib/Target/PowerPC/PPCMCInstLower.cpp | 3 + llvm/lib/Target/X86/X86ISelLowering.cpp | 21 +- llvm/lib/Transforms/IPO/Attributor.cpp | 236 +++ .../Transforms/InstCombine/InstCombineAddSub.cpp | 20 + .../InstCombine/InstCombineMulDivRem.cpp | 10 + llvm/lib/Transforms/Scalar/InstSimplifyPass.cpp | 38 +- llvm/lib/Transforms/Scalar/JumpThreading.cpp | 12 +- llvm/lib/Transforms/Scalar/SCCP.cpp | 15 - llvm/test/Analysis/BasicAA/cs-cs.ll | 40 +- llvm/test/Analysis/BasicAA/intrinsics.ll | 4 +- .../TypeBasedAliasAnalysis/functionattrs.ll | 2 +- .../Analysis/TypeBasedAliasAnalysis/intrinsics.ll | 4 +- llvm/test/Bindings/llvm-c/debug_info.ll | 2 +- llvm/test/Bitcode/compatibility-3.6.ll | 11 +- llvm/test/Bitcode/compatibility-3.7.ll | 11 +- llvm/test/Bitcode/compatibility-3.8.ll | 11 +- llvm/test/Bitcode/compatibility-3.9.ll | 15 +- llvm/test/Bitcode/compatibility-4.0.ll | 15 +- llvm/test/Bitcode/compatibility-5.0.ll | 23 +- llvm/test/Bitcode/compatibility-6.0.ll | 23 +- llvm/test/Bitcode/compatibility.ll | 23 +- .../AArch64/GlobalISel/legalize-sext-128.mir | 25 + .../AArch64/GlobalISel/select-stlxr-intrin.mir | 30 +- llvm/test/CodeGen/AArch64/arm64-ldxr-stxr.ll | 5 + llvm/test/CodeGen/AArch64/bitfield-insert.ll | 3 +- llvm/test/CodeGen/AArch64/srem-seteq.ll | 10 +- .../CodeGen/AMDGPU/addrspacecast-constantexpr.ll | 2 +- llvm/test/CodeGen/AMDGPU/idot8s.ll | 880 +++++----- llvm/test/CodeGen/AMDGPU/idot8u.ll | 1201 ++++++++------ llvm/test/CodeGen/AMDGPU/insert_vector_elt.ll | 1746 +++++++++++++++++--- llvm/test/CodeGen/AMDGPU/llvm.amdgcn.softwqm.ll | 188 +++ llvm/test/CodeGen/AMDGPU/scalar_to_vector.ll | 201 ++- llvm/test/CodeGen/AMDGPU/trunc-combine.ll | 134 +- .../CodeGen/ARM/ParallelDSP/multi-use-loads.ll | 351 +++- llvm/test/CodeGen/ARM/uxtb.ll | 75 +- .../instruction-select/inttoptr_and_ptrtoint.mir | 51 + .../CodeGen/Mips/GlobalISel/irtranslator/call.ll | 24 + .../GlobalISel/legalizer/inttoptr_and_ptrtoint.mir | 48 + .../GlobalISel/llvm-ir/inttoptr_and_ptrtoint.ll | 24 + .../regbankselect/inttoptr_and_ptrtoint.mir | 50 + llvm/test/CodeGen/PowerPC/test_call_aix.ll | 13 + .../CodeGen/Thumb2/LowOverheadLoops/cond-mov.mir | 52 +- .../LowOverheadLoops/end-positive-offset.mir | 170 +- .../CodeGen/Thumb2/LowOverheadLoops/massive.mir | 53 +- .../Thumb2/LowOverheadLoops/multiblock-massive.mir | 125 +- .../Thumb2/LowOverheadLoops/revert-after-call.mir | 21 +- .../Thumb2/LowOverheadLoops/revert-after-spill.mir | 22 +- .../Thumb2/LowOverheadLoops/revert-non-loop.mir | 129 +- .../Thumb2/LowOverheadLoops/revert-while.mir | 57 +- .../CodeGen/Thumb2/LowOverheadLoops/size-limit.mir | 68 +- .../CodeGen/Thumb2/LowOverheadLoops/switch.mir | 122 +- .../LowOverheadLoops/while-negative-offset.mir | 29 +- .../test/CodeGen/Thumb2/LowOverheadLoops/while.mir | 65 +- llvm/test/CodeGen/Thumb2/thumb2-uxtb.ll | 163 +- llvm/test/CodeGen/X86/inlineasm-sched-bug.ll | 4 +- llvm/test/CodeGen/X86/urem-seteq-vec-nonsplat.ll | 396 +++-- llvm/test/CodeGen/X86/vector-fshl-rot-512.ll | 8 +- llvm/test/CodeGen/X86/vector-fshr-rot-512.ll | 8 +- llvm/test/CodeGen/X86/vector-reduce-mul-widen.ll | 103 +- llvm/test/CodeGen/X86/vector-reduce-mul.ll | 115 +- llvm/test/CodeGen/X86/vector-reduce-umax.ll | 115 +- llvm/test/CodeGen/X86/vector-reduce-umin.ll | 98 +- llvm/test/CodeGen/X86/vector-trunc-packus-widen.ll | 300 ++-- llvm/test/CodeGen/X86/vector-trunc-packus.ll | 300 ++-- llvm/test/Feature/intrinsics.ll | 2 +- llvm/test/MC/AArch64/SVE2/bdep-diagnostics.s | 2 +- llvm/test/MC/AArch64/SVE2/bdep.s | 16 +- llvm/test/MC/AArch64/SVE2/bext-diagnostics.s | 2 +- llvm/test/MC/AArch64/SVE2/bext.s | 16 +- llvm/test/MC/AArch64/SVE2/bgrp-diagnostics.s | 2 +- llvm/test/MC/AArch64/SVE2/bgrp.s | 16 +- .../test/MC/AArch64/SVE2/directive-arch-negative.s | 6 +- llvm/test/MC/AArch64/SVE2/directive-arch.s | 2 +- .../SVE2/directive-arch_extension-negative.s | 6 +- .../MC/AArch64/SVE2/directive-arch_extension.s | 2 +- llvm/test/MC/AArch64/SVE2/directive-cpu-negative.s | 6 +- llvm/test/MC/AArch64/SVE2/directive-cpu.s | 2 +- llvm/test/MC/AArch64/ete-sysregs.s | 33 + llvm/test/MC/AArch64/trbe-sysreg-diag.s | 9 + llvm/test/MC/AArch64/trbe-sysreg.s | 35 + llvm/test/MC/Disassembler/AArch64/ete.txt | 36 + llvm/test/MC/Disassembler/AArch64/trbe.txt | 35 + .../MC/Disassembler/Mips/mips2/valid-mips2-el.txt | 2 + .../MC/Disassembler/Mips/mips2/valid-mips2.txt | 2 + llvm/test/MC/Mips/mips2/valid.s | 2 + llvm/test/Other/invariant.group.ll | 4 +- .../Transforms/DeadArgElim/2010-04-30-DbgInfo.ll | 2 +- .../test/Transforms/DeadStoreElimination/simple.ll | 4 +- llvm/test/Transforms/FunctionAttrs/align.ll | 168 ++ .../test/Transforms/FunctionAttrs/arg_nocapture.ll | 2 +- .../Transforms/FunctionAttrs/noalias_returned.ll | 4 +- llvm/test/Transforms/FunctionAttrs/nonnull.ll | 4 +- llvm/test/Transforms/Inline/inline_invoke.ll | 2 +- llvm/test/Transforms/Inline/noalias-calls.ll | 2 +- .../Transforms/InstCombine/fadd-fsub-factor.ll | 56 +- llvm/test/Transforms/InstCombine/fdiv.ll | 34 + llvm/test/Transforms/InstCombine/fsub.ll | 237 +++ llvm/test/Transforms/InstSimplify/assume.ll | 8 +- .../Transforms/JumpThreading/unreachable-loops.ll | 63 + llvm/test/Transforms/MemCpyOpt/memcpy.ll | 2 +- llvm/test/Transforms/ObjCARC/basic.ll | 2 +- ...ensure-that-exception-unwind-path-is-visited.ll | 2 +- llvm/test/Transforms/ObjCARC/nested.ll | 2 +- llvm/test/Transforms/SLPVectorizer/X86/call.ll | 2 +- llvm/test/Verifier/fp-intrinsics.ll | 2 +- llvm/test/tools/llvm-lipo/create-executable.test | 6 +- .../thin-executable-universal-binary.test | 4 +- llvm/test/tools/llvm-objcopy/COFF/add-section.test | 56 + llvm/tools/llvm-objcopy/COFF/COFFObjcopy.cpp | 74 +- llvm/tools/llvm-objcopy/COFF/Writer.cpp | 4 +- llvm/unittests/Remarks/YAMLRemarksParsingTest.cpp | 89 + llvm/unittests/Support/TargetParserTest.cpp | 7 +- llvm/utils/FileCheck/FileCheck.cpp | 3 +- llvm/utils/gn/secondary/llvm/lib/Support/BUILD.gn | 1 + .../utils/gn/secondary/llvm/unittests/ADT/BUILD.gn | 1 + .../gn/secondary/llvm/unittests/Support/BUILD.gn | 1 + llvm/utils/lit/tests/lit.cfg | 2 +- 284 files changed, 8970 insertions(+), 4251 deletions(-) create mode 100644 clang/test/Sema/warn-uninitialized-statement-expression.c create mode 100644 lld/test/COFF/unresolved-lto-bitcode.ll create mode 100644 lld/test/COFF/unresolved-lto.ll delete mode 100644 lldb/include/lldb/Core/CMakeLists.txt create mode 100644 lldb/source/Core/Properties.td create mode 100644 lldb/source/Interpreter/Properties.td rename lldb/{include/lldb/Core => source/Target}/Properties.td (59%) create mode 100644 llvm/test/CodeGen/AArch64/GlobalISel/legalize-sext-128.mir create mode 100644 llvm/test/CodeGen/AMDGPU/llvm.amdgcn.softwqm.ll create mode 100644 llvm/test/CodeGen/Mips/GlobalISel/instruction-select/inttoptr_a [...] create mode 100644 llvm/test/CodeGen/Mips/GlobalISel/legalizer/inttoptr_and_ptrtoint.mir create mode 100644 llvm/test/CodeGen/Mips/GlobalISel/llvm-ir/inttoptr_and_ptrtoint.ll create mode 100644 llvm/test/CodeGen/Mips/GlobalISel/regbankselect/inttoptr_and_pt [...] create mode 100644 llvm/test/MC/AArch64/ete-sysregs.s create mode 100644 llvm/test/MC/AArch64/trbe-sysreg-diag.s create mode 100644 llvm/test/MC/AArch64/trbe-sysreg.s create mode 100644 llvm/test/MC/Disassembler/AArch64/ete.txt create mode 100644 llvm/test/MC/Disassembler/AArch64/trbe.txt create mode 100644 llvm/test/Transforms/FunctionAttrs/align.ll create mode 100644 llvm/test/Transforms/JumpThreading/unreachable-loops.ll create mode 100644 llvm/test/tools/llvm-objcopy/COFF/add-section.test