This is an automated email from the git hooks/post-receive script.

tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/gnu-master-aarch64-mainline-allnoconfig in repository toolchain/ci/binutils-gdb.

from aa099ca59a Automatic date update in version.in adds f63300e0fa Automatic date update in version.in adds 9833b7757d PR28824, relro security issues adds 31b4d3a16f PR28824, relro security issues, x86 keep COMMONPAGESIZE relro adds 7d6aa4b321 Remove bfd ELF_RELROPAGESIZE adds 2085ee2650 Don't pass around expld.dataseg pointer adds ccbaaa3617 PR28882, build failure with gcc-4.2 due to use of 0b literals adds bb88f10425 Automatic date update in version.in adds 20ea3acc72 ld: Keep indirect symbol from IR if referenced from shared object adds e867795e8b gdb: use python to colorize disassembler output adds 7b8c55afd0 gdb/python: move styling support to gdb.styling adds 13eb081a83 Remove LA_PRINT_TYPE adds 362501dc5c Remove LA_PRINT_CHAR adds 660da3c14b Remove LA_PRINT_STRING adds a532eb7277 microblaze: fix fsqrt collicion to build on glibc-2.35 adds 9d67b0a097 sim cris: Correct PRIu32 to PRIx32 adds 3293b4f667 sim/testsuite/cris: Assembler testcase for PRIx32 usage bug adds 3e6dc39ed7 sim/testsuite: Set global_cc_os also when no compiler is found adds 56ba3848dc sim/testsuite/cris/c: Use -sim3 but only for newlib targets adds 46f238477f sim/testsuite/cris/hw/rv-n-cris/irq1.ms: Disable due to randomness adds 81064d7abc sim/testsuite: Support "requires: simoption <--name-of-option>" adds 6f62dbfb12 sim/testsuite/cris: As applicable, require simoption --cris- [...] adds e7e980c6fa sim cris: Unbreak --disable-sim-hardware builds adds dc4e1fde36 sim: Fix use of out-of-tree assembler and linker when testing adds 81011383d9 sim: Add sim_dump_memory for debugging adds 4b0e74fd18 sim/testsuite/cris: Remove faulty use of basename in C tests adds 234f5865fa sim/testsuite/cris: If failing compilation, mark C tests as errors adds 62e2e6d120 Automatic date update in version.in adds a1faa5ea86 Revert "PR28824, relro security issues, x86 keep COMMONPAGES [...] adds 3c4c0a18c8 x86-64: Use MAXPAGESIZE for the relro segment alignment adds e6b3636709 gdb: add a symbol* argument to get_return_value adds 0b35f123c2 gdb: Respect the DW_CC_nocall attribute adds ce20459e16 x86: Add has_sib to struct instr_info adds e63f65fea9 sim/testsuite: Default global_cc_os and global_cc_works properly adds 3319ba7a8d i386: Update I386_NEED_DYNAMIC_RELOC_TYPE_P for DT_TEXTREL adds bc85f56bfd Automatic date update in version.in adds d0b2f561a1 sim: testsuite: cleanup the istarget * logic adds 7443cb7479 sim/testsuite/cris/c/stat3.c: Fix formatting nit adds e94b2738a1 sim/common: Improve sim_dump_memory head comment

No new revisions were added by this update.

Summary of changes: bfd/bfd-in2.h | 2 +- bfd/bfd.c | 9 +- bfd/elf-bfd.h | 3 - bfd/elf32-ppc.c | 1 - bfd/elf64-ppc.c | 1 - bfd/elflink.c | 5 +- bfd/elfxx-target.h | 11 - bfd/elfxx-x86.h | 1 + bfd/version.h | 2 +- gdb/NEWS | 6 + gdb/ada-valprint.c | 2 +- gdb/c-valprint.c | 9 +- gdb/cli/cli-style.c | 44 +++ gdb/cli/cli-style.h | 3 + gdb/data-directory/Makefile.in | 1 + gdb/disasm.c | 58 +++- gdb/disasm.h | 25 ++ gdb/doc/gdb.texinfo | 15 + gdb/extension-priv.h | 6 + gdb/extension.c | 20 ++ gdb/extension.h | 8 + gdb/gdbtypes.c | 11 + gdb/gdbtypes.h | 10 + gdb/guile/scm-type.c | 3 +- gdb/infcall.c | 5 + gdb/infcmd.c | 20 +- gdb/inferior.h | 10 +- gdb/language.h | 14 - gdb/python/lib/gdb/__init__.py | 20 -- gdb/python/lib/gdb/styling.py | 50 ++++ gdb/python/py-finishbreakpoint.c | 57 ++-- gdb/python/py-type.c | 5 +- gdb/python/python.c | 85 +++++- gdb/stack.c | 18 +- gdb/symmisc.c | 18 +- gdb/testsuite/gdb.base/style.exp | 82 +++++- gdb/testsuite/gdb.dwarf2/calling-convention.c | 35 +++ gdb/testsuite/gdb.dwarf2/calling-convention.exp | 97 +++++++ gdb/typeprint.c | 7 +- gdb/ui-file.h | 8 + gdb/valprint.c | 9 +- gdb/varobj.c | 4 +- include/elf/loongarch.h | 16 +- ld/ldemul.c | 3 +- ld/ldexp.c | 30 +- ld/ldexp.h | 5 +- ld/ldlang.c | 43 +-- ld/testsuite/ld-i386/i386.exp | 1 + ld/testsuite/ld-i386/pr28894.d | 3 + ld/testsuite/ld-i386/pr28894.s | 7 + ld/testsuite/ld-plugin/lto.exp | 26 ++ ld/testsuite/ld-plugin/pr28879a.cc | 7 + ld/testsuite/ld-plugin/pr28879b.cc | 8 + ld/testsuite/ld-x86-64/plt-main-bnd.dd | 2 +- ld/testsuite/ld-x86-64/plt-main-ibt-x32.dd | 2 +- ld/testsuite/ld-x86-64/plt-main-ibt.dd | 2 +- ld/testsuite/ld-x86-64/pr14207.d | 6 +- ld/testsuite/ld-x86-64/pr18176.d | 2 +- ld/testsuite/ld-x86-64/pr20830a-now.d | 10 +- ld/testsuite/ld-x86-64/pr20830a.d | 10 +- ld/testsuite/ld-x86-64/pr20830b-now.d | 12 +- ld/testsuite/ld-x86-64/pr20830b.d | 12 +- ld/testsuite/ld-x86-64/pr21038a-now.d | 10 +- ld/testsuite/ld-x86-64/pr21038a.d | 10 +- ld/testsuite/ld-x86-64/pr21038b-now.d | 8 +- ld/testsuite/ld-x86-64/pr21038b.d | 8 +- ld/testsuite/ld-x86-64/pr21038c-now.d | 12 +- ld/testsuite/ld-x86-64/pr21038c.d | 12 +- opcodes/ChangeLog | 5 + opcodes/i386-dis.c | 17 +- opcodes/microblaze-opc.h | 2 +- opcodes/microblaze-opcm.h | 3 +- sim/Makefile.in | 7 +- sim/common/sim-memopt.c | 11 + sim/configure | 356 +++++++++++++++++------- sim/cris/sim-if.c | 10 +- sim/m4/sim_ac_toolchain.m4 | 21 +- sim/testsuite/aarch64/allinsn.exp | 17 +- sim/testsuite/arm/allinsn.exp | 22 +- sim/testsuite/arm/iwmmxt/iwmmxt.exp | 22 +- sim/testsuite/arm/misc.exp | 22 +- sim/testsuite/arm/thumb/allthumb.exp | 22 +- sim/testsuite/arm/xscale/xscale.exp | 22 +- sim/testsuite/avr/allinsn.exp | 17 +- sim/testsuite/bfin/allinsn.exp | 17 +- sim/testsuite/bpf/allinsn.exp | 26 +- sim/testsuite/cr16/allinsn.exp | 28 +- sim/testsuite/cr16/misc.exp | 28 +- sim/testsuite/cris/asm/asm.exp | 48 ++-- sim/testsuite/cris/asm/endmem1.ms | 47 ++++ sim/testsuite/cris/asm/io1.ms | 1 + sim/testsuite/cris/asm/io2.ms | 1 + sim/testsuite/cris/asm/io3.ms | 1 + sim/testsuite/cris/asm/io6.ms | 1 + sim/testsuite/cris/asm/io7.ms | 1 + sim/testsuite/cris/c/c.exp | 18 +- sim/testsuite/cris/c/openpf1.c | 8 +- sim/testsuite/cris/c/stat3.c | 3 +- sim/testsuite/cris/hw/rv-n-cris/irq1.ms | 1 + sim/testsuite/d10v/allinsn.exp | 17 +- sim/testsuite/example-synacor/allinsn.exp | 21 +- sim/testsuite/frv/allinsn-a-b.exp | 3 +- sim/testsuite/frv/allinsn-c.exp | 3 +- sim/testsuite/frv/allinsn-d-h.exp | 3 +- sim/testsuite/frv/allinsn-i-l.exp | 3 +- sim/testsuite/frv/allinsn-m.exp | 3 +- sim/testsuite/frv/allinsn-n.exp | 3 +- sim/testsuite/frv/allinsn-o-s.exp | 3 +- sim/testsuite/frv/allinsn-t-z.exp | 3 +- sim/testsuite/frv/fr400/allinsn.exp | 21 +- sim/testsuite/frv/fr500/allinsn.exp | 21 +- sim/testsuite/frv/fr550/allinsn.exp | 21 +- sim/testsuite/frv/interrupts.exp | 21 +- sim/testsuite/frv/misc.exp | 21 +- sim/testsuite/frv/parallel.exp | 21 +- sim/testsuite/ft32/allinsn.exp | 17 +- sim/testsuite/h8300/allinsn.exp | 16 +- sim/testsuite/iq2000/allinsn.exp | 17 +- sim/testsuite/lib/sim-defs.exp | 65 ++++- sim/testsuite/lm32/allinsn.exp | 17 +- sim/testsuite/m32c/allinsn.exp | 17 +- sim/testsuite/m32r/allinsn.exp | 23 +- sim/testsuite/m32r/misc.exp | 23 +- sim/testsuite/m68hc11/allinsn.exp | 17 +- sim/testsuite/mcore/allinsn.exp | 17 +- sim/testsuite/microblaze/allinsn.exp | 17 +- sim/testsuite/mn10300/allinsn.exp | 17 +- sim/testsuite/moxie/allinsn.exp | 17 +- sim/testsuite/msp430/allinsn.exp | 17 +- sim/testsuite/or1k/alltests.exp | 19 +- sim/testsuite/pru/allinsn.exp | 17 +- sim/testsuite/riscv/allinsn.exp | 17 +- sim/testsuite/sh/allinsn.exp | 6 +- sim/testsuite/v850/allinsns.exp | 29 +- 134 files changed, 1616 insertions(+), 829 deletions(-) create mode 100644 gdb/python/lib/gdb/styling.py create mode 100644 gdb/testsuite/gdb.dwarf2/calling-convention.c create mode 100644 gdb/testsuite/gdb.dwarf2/calling-convention.exp create mode 100644 ld/testsuite/ld-i386/pr28894.d create mode 100644 ld/testsuite/ld-i386/pr28894.s create mode 100644 ld/testsuite/ld-plugin/pr28879a.cc create mode 100644 ld/testsuite/ld-plugin/pr28879b.cc create mode 100644 sim/testsuite/cris/asm/endmem1.ms