This is an automated email from the git hooks/post-receive script.

tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_cross/gnu-master-aarch64-build_cross in repository toolchain/ci/qemu.

from 825a215c00 Merge remote-tracking branch 'remotes/kraxel/tags/audio-2021 [...] adds 5d593bdf10 pci/shpc: don't push attention button when ejecting powered- [...] adds 6da32fe5ef vhost-user-fs: add the "bootindex" property adds 6f9ec653f3 acpi: Allow DSDT acpi table changes adds 4c4465ff1c acpi: Fix unmatched expected DSDT.pxb file adds e41ee85528 acpi: Add addr offset in build_crs adds 0cf8882fd0 acpi/gpex: Inform os to keep firmware resource map adds aee519c210 acpi/gpex: Exclude pxb's resources from PCI0 adds cc9346e4a9 Kconfig: Compile PXB for ARM_VIRT adds f698a88a77 acpi: Enable pxb unit-test for ARM virt machine adds ccee1a8140 acpi: Update _DSM method in expected files adds e0cbcf1eea Merge remote-tracking branch 'remotes/mst/tags/for_upstream' [...] adds 1695854b37 hw/block: m25p80: Don't write to flash if write is disabled adds 465ef47abe hw/block: m25p80: Implement AAI-WP command support for SST flashes adds edf647864b gdb: riscv: Add target description adds 1a475d39ef RISC-V: Place DTB at 3GB boundary instead of 4GB adds d102f19a20 target/riscv/pmp: Raise exception if no PMP entry is configured adds 1eaada8ae1 hw/riscv: sifive_u: Use SIFIVE_U_CPU for mc->default_cpu_type adds 29b5fe0dcd hw/misc/sifive_u_otp: handling the fails of blk_pread and bl [...] adds 56118ee88d target/riscv: Make csr_ops[CSR_TABLE_SIZE] external adds 8ceac5dc3d target/riscv: Add CSR name in the CSR function table adds b93777e1b4 target/riscv: Generate the GDB XML file for CSR registers dy [...] adds 138ca49a82 target/riscv: Remove built-in GDB XML files for CSRs adds a8259b5323 riscv: Pass RISCVHartArrayState by pointer adds 20b8016ed8 Merge remote-tracking branch 'remotes/alistair/tags/pull-ris [...] adds 8714e811a5 tests/docker: Remove Debian 9 remnant lines adds b8a322549b Makefile: add GNU global tags support adds 977cb99a15 shippable.yml: Remove jobs duplicated on Gitlab-CI adds e405a3ebf5 Add newline when generating Dockerfile adds f2c78150c3 Makefile: wrap ctags in quiet-command calls adds af5d5762f3 Makefile: wrap etags in quiet-command calls adds 3e6c147535 Makefile: wrap cscope in quiet-command calls adds ec9d7c38ec docker: expand debian-amd64 image to include tag tools adds a8a3abe0b3 gitlab: move docs and tools build across from Travis adds 228e3ec4e2 Fix build with new yank feature by adding stubs adds 22250a6ecd gitlab: migrate the minimal tools and unit tests from Travis adds 9e5acb373d scripts/checkpatch.pl: fix git-show invocation to include diffstat adds 5662ab11f6 test/guest-debug: echo QEMU command as well adds b1863ccc95 configure: gate our use of GDB to 8.3.1 or above adds 9559150e86 Revert "tests/tcg/multiarch/Makefile.target: Disable run-gdb [...] adds c00506aa26 gdbstub: implement a softmmu based test adds 51c623b0de gdbstub: add support to Xfer:auxv:read: packet adds ad9dcb207b gdbstub: drop CPUEnv from gdb_exit() adds 5ef0317f58 gdbstub: drop gdbserver_cleanup in favour of gdb_exit adds b9e10c6c75 gdbstub: ensure we clean-up when terminated adds 797920b952 target/arm: use official org.gnu.gdb.aarch64.sve layout for [...] adds 56b5170c87 semihosting: Move ARM semihosting code to shared directories adds 0bb446d8b0 semihosting: Change common-semi API to be architecture-independent adds 3c37cfe0b1 semihosting: Change internal common-semi interfaces to use C [...] adds 095f8c0293 semihosting: Support SYS_HEAPINFO when env->boot_info is not set adds a10b9d93ec riscv: Add semihosting support adds 6b80cb25b4 riscv: Add semihosting support for user mode adds 4d834039c2 semihosting: Implement SYS_ELAPSED and SYS_TICKFREQ adds 27e3b109d1 semihosting: Implement SYS_TMPNAM adds 767ba049b8 semihosting: Implement SYS_ISERROR adds 8814b1327c Merge remote-tracking branch 'remotes/stsquad/tags/pull-test [...] adds a82185880e hw/virtio-pci: Replace error_report() by qemu_log_mask(GUEST_ERROR) adds b026d4a6e6 pl031: Use timer_free() in the finalize function to avoid memleaks adds 3d64fdde67 misc/mos6522: Use timer_free() in the finalize function to a [...] adds 580e733321 hw/ide/ahci: Replace fprintf() by qemu_log_mask(GUEST_ERROR) adds e43d564fa3 Merge remote-tracking branch 'remotes/vivier2/tags/trivial-b [...]

No new revisions were added by this update.

Summary of changes: .gitignore | 3 + .gitlab-ci.yml | 30 +- .shippable.yml | 14 +- .travis.yml | 25 - MAINTAINERS | 2 + Makefile | 46 +- bsd-user/syscall.c | 6 +- configure | 7 +- default-configs/devices/arm-softmmu.mak | 1 + default-configs/devices/riscv32-softmmu.mak | 2 + default-configs/devices/riscv64-softmmu.mak | 2 + default-configs/targets/aarch64-linux-user.mak | 1 + default-configs/targets/aarch64_be-linux-user.mak | 1 + default-configs/targets/arm-linux-user.mak | 1 + default-configs/targets/armeb-linux-user.mak | 1 + default-configs/targets/riscv32-linux-user.mak | 3 +- default-configs/targets/riscv32-softmmu.mak | 2 +- default-configs/targets/riscv64-linux-user.mak | 3 +- default-configs/targets/riscv64-softmmu.mak | 2 +- gdb-xml/riscv-32bit-csr.xml | 250 ---------- gdb-xml/riscv-64bit-csr.xml | 250 ---------- gdbstub.c | 65 ++- hw/acpi/aml-build.c | 18 +- hw/block/m25p80.c | 74 +++ hw/i386/acpi-build.c | 3 +- hw/ide/ahci.c | 8 +- hw/misc/mos6522.c | 9 + hw/misc/sifive_u_otp.c | 31 +- hw/pci-bridge/Kconfig | 2 +- hw/pci-host/gpex-acpi.c | 87 +++- hw/pci/shpc.c | 4 +- hw/riscv/boot.c | 18 +- hw/riscv/sifive_u.c | 16 +- hw/riscv/spike.c | 8 +- hw/riscv/virt.c | 8 +- hw/rtc/pl031.c | 8 + hw/semihosting/Kconfig | 4 + .../arm-semi.c => hw/semihosting/arm-compat-semi.c | 525 ++++++++++++++------- hw/semihosting/common-semi.h | 39 ++ hw/semihosting/meson.build | 3 + hw/virtio/vhost-user-fs-pci.c | 2 + hw/virtio/vhost-user-fs.c | 10 + hw/virtio/virtio-pci.c | 6 +- include/exec/gdbstub.h | 14 +- include/hw/acpi/aml-build.h | 4 +- include/hw/riscv/boot.h | 6 +- include/hw/virtio/vhost-user-fs.h | 1 + include/qemu/timer.h | 2 + linux-user/aarch64/cpu_loop.c | 3 +- linux-user/arm/cpu_loop.c | 3 +- linux-user/arm/meson.build | 3 - linux-user/exit.c | 2 +- linux-user/meson.build | 1 + linux-user/qemu.h | 4 +- linux-user/riscv/cpu_loop.c | 5 + linux-user/{arm => }/semihost.c | 8 +- qemu-options.hx | 10 +- scripts/checkpatch.pl | 2 +- softmmu/runstate.c | 2 +- stubs/meson.build | 1 + stubs/yank.c | 29 ++ target/arm/cpu.h | 8 - target/arm/gdbstub.c | 75 ++- target/arm/helper.c | 7 +- target/arm/m_helper.c | 7 +- target/arm/meson.build | 2 - target/m68k/m68k-semi.c | 2 +- target/nios2/nios2-semi.c | 2 +- target/riscv/cpu.c | 25 + target/riscv/cpu.h | 11 + target/riscv/cpu_bits.h | 1 + target/riscv/cpu_helper.c | 10 + target/riscv/csr.c | 342 ++++++++++---- target/riscv/gdbstub.c | 308 ++---------- target/riscv/insn_trans/trans_privileged.c.inc | 37 +- target/riscv/op_helper.c | 5 + target/riscv/pmp.c | 4 +- target/riscv/pmp.h | 1 + target/riscv/translate.c | 11 + tests/data/acpi/microvm/DSDT.pcie | Bin 3023 -> 3031 bytes tests/data/acpi/virt/DSDT | Bin 5196 -> 5204 bytes tests/data/acpi/virt/DSDT.memhp | Bin 6557 -> 6565 bytes tests/data/acpi/virt/DSDT.numamem | Bin 5196 -> 5204 bytes tests/data/acpi/virt/DSDT.pxb | Bin 7802 -> 7689 bytes tests/docker/Makefile.include | 1 - tests/docker/docker.py | 4 +- tests/docker/dockerfiles/debian-amd64.docker | 5 +- tests/guest-debug/run-test.py | 35 +- tests/qtest/bios-tables-test.c | 4 - tests/tcg/aarch64/Makefile.softmmu-target | 1 + tests/tcg/aarch64/gdbstub/test-sve-ioctl.py | 11 + tests/tcg/aarch64/system/boot.S | 1 + tests/tcg/i386/Makefile.softmmu-target | 1 + tests/tcg/i386/system/boot.S | 2 +- tests/tcg/multiarch/Makefile.target | 13 +- tests/tcg/multiarch/gdbstub/memory.py | 130 +++++ .../tcg/multiarch/gdbstub/test-qxfer-auxv-read.py | 57 +++ tests/tcg/multiarch/system/Makefile.softmmu-target | 19 +- tests/tcg/x86_64/Makefile.softmmu-target | 1 + tests/tcg/x86_64/system/boot.S | 2 +- util/qemu-timer-common.c | 4 + 101 files changed, 1565 insertions(+), 1284 deletions(-) delete mode 100644 gdb-xml/riscv-32bit-csr.xml delete mode 100644 gdb-xml/riscv-64bit-csr.xml rename target/arm/arm-semi.c => hw/semihosting/arm-compat-semi.c (66%) create mode 100644 hw/semihosting/common-semi.h rename linux-user/{arm => }/semihost.c (89%) create mode 100644 stubs/yank.c create mode 100644 tests/tcg/multiarch/gdbstub/memory.py create mode 100644 tests/tcg/multiarch/gdbstub/test-qxfer-auxv-read.py