This is an automated email from the git hooks/post-receive script.
unknown user pushed a change to branch master in repository gcc.
from 881df7a0b1e x86: Allow by_pieces op when expanding memcpy/memset epilogue new 79e0dbf1c44 RISC-V: Add patterns for vector-scalar IEEE floating-point min
The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference.
Summary of changes: gcc/config/riscv/autovec-opt.md | 44 ++++++++++++++++++++-- gcc/config/riscv/vector.md | 22 +++++------ .../gcc.target/riscv/rvv/autovec/vx_vf/vf-4-f16.c | 1 + .../gcc.target/riscv/rvv/autovec/vx_vf/vf-4-f32.c | 1 + .../gcc.target/riscv/rvv/autovec/vx_vf/vf-4-f64.c | 1 + .../gcc.target/riscv/rvv/autovec/vx_vf/vf-5-f16.c | 8 ++++ .../gcc.target/riscv/rvv/autovec/vx_vf/vf-5-f32.c | 8 ++++ .../gcc.target/riscv/rvv/autovec/vx_vf/vf-5-f64.c | 8 ++++ .../gcc.target/riscv/rvv/autovec/vx_vf/vf-6-f16.c | 6 +++ .../gcc.target/riscv/rvv/autovec/vx_vf/vf-6-f32.c | 6 +++ .../gcc.target/riscv/rvv/autovec/vx_vf/vf-6-f64.c | 6 +++ .../gcc.target/riscv/rvv/autovec/vx_vf/vf-7-f16.c | 8 ++++ .../gcc.target/riscv/rvv/autovec/vx_vf/vf-7-f32.c | 8 ++++ .../gcc.target/riscv/rvv/autovec/vx_vf/vf-7-f64.c | 8 ++++ .../gcc.target/riscv/rvv/autovec/vx_vf/vf-8-f16.c | 6 +++ .../gcc.target/riscv/rvv/autovec/vx_vf/vf-8-f32.c | 6 +++ .../gcc.target/riscv/rvv/autovec/vx_vf/vf-8-f64.c | 6 +++ 17 files changed, 139 insertions(+), 14 deletions(-) create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/vx_vf/vf-5-f16.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/vx_vf/vf-5-f32.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/vx_vf/vf-5-f64.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/vx_vf/vf-6-f16.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/vx_vf/vf-6-f32.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/vx_vf/vf-6-f64.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/vx_vf/vf-7-f16.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/vx_vf/vf-7-f32.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/vx_vf/vf-7-f64.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/vx_vf/vf-8-f16.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/vx_vf/vf-8-f32.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/vx_vf/vf-8-f64.c