This is an automated email from the git hooks/post-receive script.
unknown user pushed a change to branch master in repository llvm.
from a9e6de7 Use SDValue helpers instead of explicitly going via SDValue:: [...] new 2a24827 AMDGPU/SI: Add back reverted SGPR spilling code, but disable it
The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference.
Summary of changes: lib/Target/AMDGPU/AMDGPUISelDAGToDAG.cpp | 2 +- lib/Target/AMDGPU/SIISelLowering.cpp | 22 +- lib/Target/AMDGPU/SIInsertWaits.cpp | 43 +++- lib/Target/AMDGPU/SIInstrInfo.cpp | 17 +- lib/Target/AMDGPU/SIRegisterInfo.cpp | 275 +++++++++++++++------ lib/Target/AMDGPU/SIRegisterInfo.h | 11 +- lib/Target/AMDGPU/SIRegisterInfo.td | 8 +- lib/Target/AMDGPU/SIWholeQuadMode.cpp | 2 +- test/CodeGen/AMDGPU/attr-amdgpu-num-sgpr.ll | 36 +-- test/CodeGen/AMDGPU/basic-branch.ll | 2 +- test/CodeGen/AMDGPU/control-flow-fastregalloc.ll | 30 +-- test/CodeGen/AMDGPU/detect-dead-lanes.mir | 40 +-- test/CodeGen/AMDGPU/inline-constraints.ll | 5 +- test/CodeGen/AMDGPU/llvm.amdgcn.readfirstlane.ll | 3 +- test/CodeGen/AMDGPU/llvm.amdgcn.readlane.ll | 3 +- test/CodeGen/AMDGPU/read_register.ll | 4 +- test/CodeGen/AMDGPU/si-spill-sgpr-stack.ll | 46 +++- test/CodeGen/AMDGPU/spill-m0.ll | 110 ++++++++- .../AMDGPU/vgpr-spill-emergency-stack-slot.ll | 4 +- .../MIR/AMDGPU/scalar-store-cache-flush.mir | 173 +++++++++++++ test/CodeGen/MIR/AMDGPU/si-fix-sgpr-copies.mir | 8 +- 21 files changed, 665 insertions(+), 179 deletions(-) create mode 100644 test/CodeGen/MIR/AMDGPU/scalar-store-cache-flush.mir