This is an automated email from the git hooks/post-receive script.
unknown user pushed a change to branch master in repository llvm.
from f68617b74f5 [X86] Lower avx512f scatter intrinsics to X86MaskedScatterS [...] new 04c7d10f65a GlobalISel: Verify g_zextload and g_sextload new 083f0ffcc0e AMDGPU: Remove llvm.SI.load.const
The 2 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference.
Summary of changes: lib/CodeGen/MachineVerifier.cpp | 15 +++- lib/Target/AMDGPU/AMDGPU.td | 1 - lib/Target/AMDGPU/AMDGPUAnnotateUniformValues.cpp | 1 - lib/Target/AMDGPU/AMDGPUISelLowering.cpp | 1 - lib/Target/AMDGPU/AMDGPUIntrinsicInfo.cpp | 103 ---------------------- lib/Target/AMDGPU/AMDGPUIntrinsicInfo.h | 58 ------------ lib/Target/AMDGPU/AMDGPUTargetMachine.h | 6 -- lib/Target/AMDGPU/CMakeLists.txt | 1 - lib/Target/AMDGPU/SIISelLowering.cpp | 7 -- lib/Target/AMDGPU/SIInstrInfo.cpp | 1 - lib/Target/AMDGPU/SIIntrinsics.td | 19 ---- test/CodeGen/MIR/AArch64/invalid-extload.mir | 23 +++++ 12 files changed, 37 insertions(+), 199 deletions(-) delete mode 100644 lib/Target/AMDGPU/AMDGPUIntrinsicInfo.cpp delete mode 100644 lib/Target/AMDGPU/AMDGPUIntrinsicInfo.h delete mode 100644 lib/Target/AMDGPU/SIIntrinsics.td create mode 100644 test/CodeGen/MIR/AArch64/invalid-extload.mir