This is an automated email from the git hooks/post-receive script.
unknown user pushed a change to branch master in repository llvm.
from 7b8d06c2e30 AMDGPU: Move canShrink into TII new c9d8c58e729 [WebAssembly] v128.not new 4d766060a1a [WebAssembly][NFC] Fix up SIMD bitwise tests new ac00e8c95bf AMDGPU: Shrink insts to fold immediates new 0fbff7fa99c [libFuzzer] Port to Windows new 39e9b90909a [WebAssembly][NFC] Fix formatting from rL340781
The 5 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference.
Summary of changes: lib/Target/AMDGPU/SIFoldOperands.cpp | 88 +++++- lib/Target/AMDGPU/SIInstrInfo.cpp | 53 ++++ lib/Target/AMDGPU/SIInstrInfo.h | 3 + lib/Target/AMDGPU/SIShrinkInstructions.cpp | 48 +-- lib/Target/WebAssembly/WebAssemblyInstrSIMD.td | 17 + .../Instrumentation/SanitizerCoverage.cpp | 29 +- .../fold-immediate-operand-shrink-with-carry.mir | 79 +++++ .../AMDGPU/fold-immediate-operand-shrink.mir | 347 +++++++++++++++++++++ test/CodeGen/WebAssembly/simd-arith.ll | 76 ++++- .../coff-pc-table-inline-8bit-counters.ll | 12 + utils/TableGen/WebAssemblyStackifierEmitter.cpp | 6 +- 11 files changed, 684 insertions(+), 74 deletions(-) create mode 100644 test/CodeGen/AMDGPU/fold-immediate-operand-shrink-with-carry.mir create mode 100644 test/CodeGen/AMDGPU/fold-immediate-operand-shrink.mir create mode 100644 test/Instrumentation/SanitizerCoverage/coff-pc-table-inline-8bi [...]