This is an automated email from the git hooks/post-receive script.
unknown user pushed a change to branch master in repository llvm.
from 240db0070c2 [TTI] Enable analysis of clib functions in getIntrinsicCost [...] new 4b43b47d8a7 [AMDGPU] Add support for immediate operand for S_ENDPGM
The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference.
Summary of changes: lib/Target/AMDGPU/AMDGPUCallLowering.cpp | 2 +- lib/Target/AMDGPU/AsmParser/AMDGPUAsmParser.cpp | 37 ++++++ .../AMDGPU/InstPrinter/AMDGPUInstPrinter.cpp | 11 ++ lib/Target/AMDGPU/InstPrinter/AMDGPUInstPrinter.h | 2 + lib/Target/AMDGPU/SIInsertSkips.cpp | 2 +- lib/Target/AMDGPU/SIInstrInfo.cpp | 10 +- lib/Target/AMDGPU/SIInstrInfo.td | 13 ++ lib/Target/AMDGPU/SIOptimizeExecMaskingPreRA.cpp | 5 +- lib/Target/AMDGPU/SOPInstructions.td | 9 +- .../AMDGPU/GlobalISel/legalize-block-addr.mir | 4 +- .../AMDGPU/GlobalISel/legalize-constant.mir | 4 +- .../AMDGPU/GlobalISel/regbankselect-block-addr.mir | 4 +- .../GlobalISel/regbankselect-merge-values.mir | 8 +- test/CodeGen/AMDGPU/break-smem-soft-clauses.mir | 84 ++++++------ test/CodeGen/AMDGPU/break-vmem-soft-clauses.mir | 128 +++++++++--------- test/CodeGen/AMDGPU/clamp-omod-special-case.mir | 12 +- test/CodeGen/AMDGPU/cluster-flat-loads-postra.mir | 2 +- .../AMDGPU/coalescer-extend-pruned-subrange.mir | 2 +- ...coalescer-subranges-another-copymi-not-live.mir | 2 +- .../coalescer-subranges-another-prune-error.mir | 2 +- .../AMDGPU/coalescer-subregjoin-fullcopy.mir | 2 +- .../coalescer-with-subregs-bad-identical.mir | 2 +- .../AMDGPU/coalescing-with-subregs-in-loop-bug.mir | 2 +- test/CodeGen/AMDGPU/constant-fold-imm-immreg.mir | 34 ++--- test/CodeGen/AMDGPU/couldnt-join-subrange-3.mir | 4 +- test/CodeGen/AMDGPU/endpgm-dce.mir | 56 ++++---- test/CodeGen/AMDGPU/flat-load-clustering.mir | 2 +- test/CodeGen/AMDGPU/fold-imm-f16-f32.mir | 18 +-- .../fold-immediate-operand-shrink-with-carry.mir | 16 +-- .../AMDGPU/fold-immediate-operand-shrink.mir | 72 +++++----- test/CodeGen/AMDGPU/fold-immediate-output-mods.mir | 8 +- test/CodeGen/AMDGPU/fold-implicit-operand.mir | 4 +- test/CodeGen/AMDGPU/fold-multiple.mir | 2 +- test/CodeGen/AMDGPU/global-load-store-atomics.mir | 2 +- .../AMDGPU/hazard-buffer-store-v-interp.mir | 2 +- test/CodeGen/AMDGPU/hazard-inlineasm.mir | 2 +- test/CodeGen/AMDGPU/hazard-kill.mir | 2 +- test/CodeGen/AMDGPU/hazard.mir | 6 +- test/CodeGen/AMDGPU/insert-skip-from-vcc.mir | 38 +++--- test/CodeGen/AMDGPU/insert-skips-kill-uncond.mir | 6 +- test/CodeGen/AMDGPU/inserted-wait-states.mir | 22 ++-- test/CodeGen/AMDGPU/invert-br-undef-vcc.mir | 2 +- .../AMDGPU/memory-legalizer-atomic-insert-end.mir | 2 +- .../AMDGPU/memory-legalizer-invalid-addrspace.mir | 8 +- test/CodeGen/AMDGPU/memory-legalizer-local.mir | 144 ++++++++++---------- ...ory-legalizer-multiple-mem-operands-atomics.mir | 2 +- ...galizer-multiple-mem-operands-nontemporal-1.mir | 2 +- ...galizer-multiple-mem-operands-nontemporal-2.mir | 2 +- test/CodeGen/AMDGPU/memory-legalizer-region.mir | 145 ++++++++++----------- test/CodeGen/AMDGPU/memory_clause.mir | 4 +- test/CodeGen/AMDGPU/merge-load-store-physreg.mir | 4 +- test/CodeGen/AMDGPU/merge-load-store-vreg.mir | 6 +- test/CodeGen/AMDGPU/merge-load-store.mir | 2 +- test/CodeGen/AMDGPU/misched-killflags.mir | 4 +- test/CodeGen/AMDGPU/mode-register.mir | 30 ++--- test/CodeGen/AMDGPU/movrels-bug.mir | 2 +- test/CodeGen/AMDGPU/omod-nsz-flag.mir | 12 +- test/CodeGen/AMDGPU/opt-sgpr-to-vgpr-copy.mir | 6 +- test/CodeGen/AMDGPU/optimize-if-exec-masking.mir | 22 ++-- .../AMDGPU/optimize-negated-cond-exec-masking.mir | 38 +++--- test/CodeGen/AMDGPU/reduce-saveexec.mir | 42 +++--- test/CodeGen/AMDGPU/regcoal-subrange-join-seg.mir | 2 +- test/CodeGen/AMDGPU/regcoal-subrange-join.mir | 2 +- .../AMDGPU/regcoalesce-cannot-join-failures.mir | 20 +-- test/CodeGen/AMDGPU/regcoalesce-dbg.mir | 2 +- ...esce-keep-valid-lanes-implicit-def-bug39602.mir | 8 +- test/CodeGen/AMDGPU/regcoalesce-prune.mir | 2 +- ...coalescing-remove-partial-redundancy-assert.mir | 4 +- .../rename-independent-subregs-mac-operands.mir | 2 +- test/CodeGen/AMDGPU/scalar-store-cache-flush.mir | 32 ++--- test/CodeGen/AMDGPU/sched-crash-dbg-value.mir | 2 +- test/CodeGen/AMDGPU/schedule-regpressure.mir | 2 +- test/CodeGen/AMDGPU/sdwa-preserve.mir | 4 +- test/CodeGen/AMDGPU/sdwa-scalar-ops.mir | 4 +- test/CodeGen/AMDGPU/sendmsg-m0-hazard.mir | 6 +- test/CodeGen/AMDGPU/shrink-vop3-carry-out.mir | 12 +- test/CodeGen/AMDGPU/si-fix-sgpr-copies.mir | 8 +- test/CodeGen/AMDGPU/si-lower-control-flow.mir | 8 +- test/CodeGen/AMDGPU/smem-no-clause-coalesced.mir | 2 +- test/CodeGen/AMDGPU/subreg-split-live-in-error.mir | 2 +- .../AMDGPU/undefined-physreg-sgpr-spill.mir | 4 +- test/CodeGen/AMDGPU/v_swap_b32.mir | 38 +++--- .../CodeGen/AMDGPU/vccz-corrupt-bug-workaround.mir | 4 +- test/CodeGen/AMDGPU/vop-shrink-frame-index.mir | 12 +- test/CodeGen/AMDGPU/vop-shrink-non-ssa.mir | 4 +- test/CodeGen/AMDGPU/waitcnt-back-edge-loop.mir | 4 +- test/CodeGen/AMDGPU/waitcnt-loop-irreducible.mir | 6 +- .../AMDGPU/waitcnt-loop-single-basic-block.mir | 2 +- test/CodeGen/AMDGPU/waitcnt-preexisting.mir | 2 +- test/CodeGen/AMDGPU/waitcnt.mir | 10 +- .../MIR/AMDGPU/expected-target-index-name.mir | 2 +- .../MIR/AMDGPU/invalid-target-index-operand.mir | 2 +- test/CodeGen/MIR/AMDGPU/mir-canon-multi.mir | 2 +- test/CodeGen/MIR/AMDGPU/stack-id.mir | 2 +- test/CodeGen/MIR/AMDGPU/syncscopes.mir | 2 +- test/CodeGen/MIR/AMDGPU/target-flags.mir | 4 +- test/CodeGen/MIR/AMDGPU/target-index-operands.mir | 4 +- test/MC/AMDGPU/s_endpgm.s | 17 +++ ...r-implicit-virtreg-invalid-physreg-liveness.mir | 6 +- 99 files changed, 731 insertions(+), 644 deletions(-) create mode 100644 test/MC/AMDGPU/s_endpgm.s