This is an automated email from the git hooks/post-receive script.
unknown user pushed a change to branch master in repository llvm.
from 4dcdb906955 [GuardWidening] Group code by class [NFC] new fe42bd50da4 Move TargetLoweringObjectFile from CodeGen to Target to fix [...] new cb6b3afcb25 Fix layering by moving X86DisassemblerDecoderCommon to Support new dae3bbe6a3f Fix layering by moving Support/CodeGenCWrappers.h to Target new 9d9a46a465e Fix layering of MachineValueType.h by moving it from CodeGe [...] new b9334112fc4 Fix layering of CodeGen/TargetOpcodes.def by moving it to Support new b91d9a71287 Fix layering by moving ValueTypes.h from CodeGen to IR new fbb1ffb01cd [X86] Correct the value AdSizeX in X86II enum. NFC new 679790c5c04 Remove unused header from EntryExitInstrumenter new 39974018fc6 Allow FDE references outside the +/-2GB range supported by [...]
The 9 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference.
Summary of changes: include/llvm/CodeGen/BasicTTIImpl.h | 4 +- include/llvm/CodeGen/CostTable.h | 2 +- include/llvm/CodeGen/FastISel.h | 2 +- include/llvm/CodeGen/GlobalISel/CallLowering.h | 2 +- include/llvm/CodeGen/RuntimeLibcalls.h | 2 +- include/llvm/CodeGen/SelectionDAG.h | 6 +- include/llvm/CodeGen/SelectionDAGNodes.h | 4 +- include/llvm/CodeGen/TargetCallingConv.h | 4 +- include/llvm/CodeGen/TargetLowering.h | 4 +- .../llvm/CodeGen/TargetLoweringObjectFileImpl.h | 2 +- include/llvm/CodeGen/TargetOpcodes.h | 2 +- include/llvm/CodeGen/TargetRegisterInfo.h | 2 +- include/llvm/{CodeGen => IR}/ValueTypes.h | 4 +- include/llvm/Support/LowLevelTypeImpl.h | 2 +- .../llvm/{CodeGen => Support}/MachineValueType.h | 6 +- .../llvm/{CodeGen => Support}/TargetOpcodes.def | 2 +- .../llvm/Support}/X86DisassemblerDecoderCommon.h | 0 .../llvm/{Support => Target}/CodeGenCWrappers.h | 9 ++- .../{CodeGen => Target}/TargetLoweringObjectFile.h | 2 +- include/llvm/module.modulemap | 2 +- lib/CodeGen/AggressiveAntiDepBreaker.cpp | 2 +- lib/CodeGen/AsmPrinter/AddressPool.cpp | 2 +- lib/CodeGen/AsmPrinter/AsmPrinter.cpp | 2 +- lib/CodeGen/AsmPrinter/AsmPrinterDwarf.cpp | 2 +- lib/CodeGen/AsmPrinter/CodeViewDebug.cpp | 2 +- lib/CodeGen/AsmPrinter/DwarfCFIException.cpp | 2 +- lib/CodeGen/AsmPrinter/DwarfCompileUnit.cpp | 2 +- lib/CodeGen/AsmPrinter/DwarfDebug.cpp | 2 +- lib/CodeGen/AsmPrinter/DwarfUnit.cpp | 2 +- lib/CodeGen/AsmPrinter/EHStreamer.cpp | 2 +- lib/CodeGen/AsmPrinter/ErlangGCPrinter.cpp | 2 +- lib/CodeGen/AsmPrinter/OcamlGCPrinter.cpp | 2 +- lib/CodeGen/AsmPrinter/WinException.cpp | 2 +- lib/CodeGen/AtomicExpandPass.cpp | 2 +- lib/CodeGen/CodeGenPrepare.cpp | 4 +- lib/CodeGen/GlobalMerge.cpp | 2 +- lib/CodeGen/LLVMTargetMachine.cpp | 2 +- lib/CodeGen/MachineModuleInfo.cpp | 2 +- lib/CodeGen/MachineScheduler.cpp | 2 +- lib/CodeGen/SelectionDAG/DAGCombiner.cpp | 4 +- lib/CodeGen/SelectionDAG/FastISel.cpp | 4 +- lib/CodeGen/SelectionDAG/LegalizeDAG.cpp | 4 +- lib/CodeGen/SelectionDAG/LegalizeVectorOps.cpp | 4 +- lib/CodeGen/SelectionDAG/ScheduleDAGRRList.cpp | 2 +- lib/CodeGen/SelectionDAG/ScheduleDAGSDNodes.h | 2 +- lib/CodeGen/SelectionDAG/SelectionDAG.cpp | 4 +- lib/CodeGen/SelectionDAG/SelectionDAGBuilder.cpp | 4 +- lib/CodeGen/SelectionDAG/SelectionDAGBuilder.h | 4 +- lib/CodeGen/SelectionDAG/SelectionDAGDumper.cpp | 4 +- lib/CodeGen/SelectionDAG/SelectionDAGISel.cpp | 4 +- lib/CodeGen/SelectionDAG/StatepointLowering.cpp | 2 +- lib/CodeGen/SelectionDAG/StatepointLowering.h | 2 +- lib/CodeGen/SelectionDAG/TargetLowering.cpp | 2 +- lib/CodeGen/TargetLoweringBase.cpp | 4 +- lib/CodeGen/TargetRegisterInfo.cpp | 2 +- lib/ExecutionEngine/ExecutionEngineBindings.cpp | 2 +- lib/IR/Function.cpp | 2 +- lib/IR/ValueTypes.cpp | 6 +- lib/LTO/LTOModule.cpp | 2 +- lib/MC/MCObjectFileInfo.cpp | 2 + lib/Target/AArch64/AArch64CallLowering.cpp | 4 +- lib/Target/AArch64/AArch64FastISel.cpp | 4 +- lib/Target/AArch64/AArch64ISelLowering.cpp | 4 +- lib/Target/AArch64/AArch64LegalizerInfo.cpp | 2 +- lib/Target/AArch64/AArch64MCInstLower.cpp | 2 +- lib/Target/AArch64/AArch64TargetMachine.cpp | 2 +- lib/Target/AArch64/AArch64TargetObjectFile.h | 2 +- lib/Target/AMDGPU/AMDGPUAsmPrinter.cpp | 2 +- lib/Target/AMDGPU/AMDGPUISelDAGToDAG.cpp | 4 +- lib/Target/AMDGPU/AMDGPULegalizerInfo.cpp | 4 +- lib/Target/AMDGPU/AMDGPUTargetMachine.cpp | 2 +- lib/Target/AMDGPU/AMDGPUTargetTransformInfo.cpp | 4 +- lib/Target/AMDGPU/AMDILCFGStructurizer.cpp | 2 +- lib/Target/AMDGPU/AsmParser/AMDGPUAsmParser.cpp | 2 +- lib/Target/AMDGPU/R600ISelLowering.cpp | 2 +- lib/Target/AMDGPU/SIISelLowering.cpp | 4 +- lib/Target/AMDGPU/SIInstrInfo.cpp | 2 +- lib/Target/ARC/ARCAsmPrinter.cpp | 2 +- lib/Target/ARC/ARCISelLowering.cpp | 2 +- lib/Target/ARM/ARMCallLowering.cpp | 4 +- lib/Target/ARM/ARMFastISel.cpp | 4 +- lib/Target/ARM/ARMISelLowering.cpp | 4 +- lib/Target/ARM/ARMISelLowering.h | 4 +- lib/Target/ARM/ARMLegalizerInfo.cpp | 2 +- lib/Target/ARM/ARMTargetMachine.cpp | 2 +- lib/Target/ARM/ARMTargetTransformInfo.cpp | 4 +- lib/Target/BPF/BPFISelLowering.cpp | 2 +- lib/Target/Hexagon/HexagonISelLowering.cpp | 2 +- lib/Target/Hexagon/HexagonISelLowering.h | 4 +- lib/Target/Hexagon/HexagonInstrInfo.cpp | 2 +- lib/Target/Hexagon/HexagonInstrInfo.h | 4 +- lib/Target/Lanai/LanaiISelLowering.cpp | 4 +- lib/Target/MSP430/MSP430ISelLowering.cpp | 2 +- lib/Target/Mips/MipsCallLowering.h | 2 +- lib/Target/Mips/MipsFastISel.cpp | 4 +- lib/Target/Mips/MipsISelLowering.cpp | 4 +- lib/Target/Mips/MipsISelLowering.h | 4 +- lib/Target/Mips/MipsLegalizerInfo.cpp | 2 +- lib/Target/Mips/MipsOptimizePICCall.cpp | 2 +- lib/Target/Mips/MipsSEISelLowering.cpp | 4 +- lib/Target/Mips/MipsSEISelLowering.h | 2 +- lib/Target/NVPTX/NVPTXAsmPrinter.cpp | 6 +- lib/Target/NVPTX/NVPTXGenericToNVVM.cpp | 2 +- lib/Target/NVPTX/NVPTXISelLowering.cpp | 4 +- lib/Target/NVPTX/NVPTXTargetObjectFile.h | 2 +- lib/Target/PowerPC/PPCISelDAGToDAG.cpp | 4 +- lib/Target/PowerPC/PPCISelLowering.cpp | 4 +- lib/Target/PowerPC/PPCISelLowering.h | 4 +- lib/Target/PowerPC/PPCMCInstLower.cpp | 2 +- lib/Target/PowerPC/PPCTargetMachine.cpp | 2 +- lib/Target/PowerPC/PPCTargetObjectFile.h | 2 +- lib/Target/RISCV/RISCVISelLowering.cpp | 2 +- lib/Target/SystemZ/SystemZTargetMachine.cpp | 2 +- lib/Target/TargetLoweringObjectFile.cpp | 2 +- lib/Target/TargetMachine.cpp | 2 +- lib/Target/TargetMachineC.cpp | 2 +- .../InstPrinter/WebAssemblyInstPrinter.h | 2 +- .../MCTargetDesc/WebAssemblyTargetStreamer.h | 2 +- .../X86/Disassembler/X86DisassemblerDecoder.h | 2 +- lib/Target/X86/MCTargetDesc/X86BaseInfo.h | 2 +- lib/Target/X86/X86AsmPrinter.cpp | 2 +- lib/Target/X86/X86CallLowering.cpp | 4 +- lib/Target/X86/X86InterleavedAccess.cpp | 2 +- lib/Target/X86/X86LegalizerInfo.cpp | 2 +- lib/Target/X86/X86MCInstLower.cpp | 2 +- lib/Target/X86/X86MachineFunctionInfo.h | 2 +- lib/Target/X86/X86TargetMachine.cpp | 2 +- lib/Target/X86/X86TargetObjectFile.h | 2 +- lib/Target/XCore/XCoreAsmPrinter.cpp | 2 +- lib/Target/XCore/XCoreISelLowering.cpp | 2 +- lib/Transforms/Utils/EntryExitInstrumenter.cpp | 1 - test/MC/ELF/cfi-large-model.s | 65 +++++++++++++++------- unittests/CodeGen/ScalableVectorMVTsTest.cpp | 4 +- utils/TableGen/CodeGenInstruction.h | 2 +- utils/TableGen/CodeGenIntrinsics.h | 2 +- utils/TableGen/CodeGenRegisters.h | 4 +- utils/TableGen/CodeGenTarget.cpp | 2 +- utils/TableGen/DAGISelMatcher.h | 2 +- utils/TableGen/DisassemblerEmitter.cpp | 4 +- utils/TableGen/GlobalISelEmitter.cpp | 2 +- utils/TableGen/InfoByHwMode.h | 2 +- utils/TableGen/RegisterInfoEmitter.cpp | 6 +- utils/TableGen/X86DisassemblerShared.h | 2 +- 143 files changed, 239 insertions(+), 220 deletions(-) rename include/llvm/{CodeGen => IR}/ValueTypes.h (99%) rename include/llvm/{CodeGen => Support}/MachineValueType.h (99%) rename include/llvm/{CodeGen => Support}/TargetOpcodes.def (99%) rename {lib/Target/X86/Disassembler => include/llvm/Support}/X86DisassemblerDecode [...] rename include/llvm/{Support => Target}/CodeGenCWrappers.h (90%) rename include/llvm/{CodeGen => Target}/TargetLoweringObjectFile.h (99%)