This is an automated email from the git hooks/post-receive script.
unknown user pushed a change to branch master in repository gcc.
from 9361966d80f Daily bump. new 8814d5d50c6 RISC-V: Combine vec_duplicate + vsub.vv to vsub.vx on GR2VR cost new 414d8f3d857 RISC-V: Rename vx_vadd-* testcase to vx-* for all vx combine [NFC] new 4f4eb9b7dd7 RISC-V: Adjust vx combine test case to avoid name conflict new 2e459a5466d RISC-V: Add test for vec_duplicate + vsub.vv combine case 0 [...] new ee2dcc2236e RISC-V: Add test for vec_duplicate + vsub.vv combine case 0 [...] new f8cdcca76f2 RISC-V: Add test for vec_duplicate + vsub.vv combine case 0 [...] new 621cb3dc999 RISC-V: Add test for vec_duplicate + vsub.vv combine case 1 [...] new 5f523f6255c RISC-V: Add test for vec_duplicate + vsub.vv combine case 1 [...] new a484b523e3e RISC-V: Add test for vec_duplicate + vsub.vv combine case 1 [...] new 6eead9665ea RISC-V: Reuse test name for vx combine test data [NFC]
The 10 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference.
Summary of changes: gcc/config/riscv/autovec-opt.md | 17 + gcc/config/riscv/riscv.cc | 1 + gcc/config/riscv/vector-iterators.md | 2 +- .../autovec/vx_vf/{vx_vadd-1-i16.c => vx-1-i16.c} | 4 +- .../autovec/vx_vf/{vx_vadd-1-i64.c => vx-1-i32.c} | 4 +- .../autovec/vx_vf/{vx_vadd-1-i8.c => vx-1-i64.c} | 4 +- .../autovec/vx_vf/{vx_vadd-1-i32.c => vx-1-i8.c} | 4 +- .../autovec/vx_vf/{vx_vadd-1-i16.c => vx-1-u16.c} | 4 +- .../autovec/vx_vf/{vx_vadd-1-i32.c => vx-1-u32.c} | 4 +- .../autovec/vx_vf/{vx_vadd-1-i16.c => vx-1-u64.c} | 4 +- .../autovec/vx_vf/{vx_vadd-1-i32.c => vx-1-u8.c} | 4 +- .../autovec/vx_vf/{vx_vadd-2-i32.c => vx-2-i16.c} | 4 +- .../autovec/vx_vf/{vx_vadd-2-i64.c => vx-2-i32.c} | 4 +- .../autovec/vx_vf/{vx_vadd-2-i8.c => vx-2-i64.c} | 4 +- .../autovec/vx_vf/{vx_vadd-2-i16.c => vx-2-i8.c} | 4 +- .../autovec/vx_vf/{vx_vadd-2-i16.c => vx-2-u16.c} | 4 +- .../autovec/vx_vf/{vx_vadd-2-i16.c => vx-2-u32.c} | 4 +- .../autovec/vx_vf/{vx_vadd-2-i16.c => vx-2-u64.c} | 4 +- .../autovec/vx_vf/{vx_vadd-2-i16.c => vx-2-u8.c} | 4 +- .../autovec/vx_vf/{vx_vadd-3-i32.c => vx-3-i16.c} | 4 +- .../autovec/vx_vf/{vx_vadd-3-i64.c => vx-3-i32.c} | 4 +- .../autovec/vx_vf/{vx_vadd-3-i8.c => vx-3-i64.c} | 4 +- .../autovec/vx_vf/{vx_vadd-3-i16.c => vx-3-i8.c} | 4 +- .../autovec/vx_vf/{vx_vadd-3-i16.c => vx-3-u16.c} | 4 +- .../autovec/vx_vf/{vx_vadd-3-i16.c => vx-3-u32.c} | 4 +- .../autovec/vx_vf/{vx_vadd-3-i16.c => vx-3-u64.c} | 4 +- .../autovec/vx_vf/{vx_vadd-3-i16.c => vx-3-u8.c} | 4 +- .../autovec/vx_vf/{vx_vadd-4-i16.c => vx-4-i16.c} | 4 +- .../autovec/vx_vf/{vx_vadd-4-i64.c => vx-4-i32.c} | 4 +- .../autovec/vx_vf/{vx_vadd-4-i16.c => vx-4-i64.c} | 4 +- .../autovec/vx_vf/{vx_vadd-4-i8.c => vx-4-i8.c} | 4 +- .../autovec/vx_vf/{vx_vadd-4-i16.c => vx-4-u16.c} | 4 +- .../autovec/vx_vf/{vx_vadd-4-i16.c => vx-4-u32.c} | 4 +- .../autovec/vx_vf/{vx_vadd-4-i32.c => vx-4-u64.c} | 4 +- .../autovec/vx_vf/{vx_vadd-4-i16.c => vx-4-u8.c} | 4 +- .../autovec/vx_vf/{vx_vadd-5-i16.c => vx-5-i16.c} | 4 +- .../autovec/vx_vf/{vx_vadd-5-u16.c => vx-5-i32.c} | 4 +- .../autovec/vx_vf/{vx_vadd-5-i32.c => vx-5-i64.c} | 4 +- .../autovec/vx_vf/{vx_vadd-5-i8.c => vx-5-i8.c} | 4 +- .../autovec/vx_vf/{vx_vadd-5-u32.c => vx-5-u16.c} | 4 +- .../autovec/vx_vf/{vx_vadd-5-i32.c => vx-5-u32.c} | 4 +- .../autovec/vx_vf/{vx_vadd-5-i64.c => vx-5-u64.c} | 4 +- .../autovec/vx_vf/{vx_vadd-5-i32.c => vx-5-u8.c} | 4 +- .../autovec/vx_vf/{vx_vadd-6-u64.c => vx-6-i16.c} | 4 +- .../autovec/vx_vf/{vx_vadd-6-i32.c => vx-6-i32.c} | 4 +- .../autovec/vx_vf/{vx_vadd-6-i8.c => vx-6-i64.c} | 4 +- .../autovec/vx_vf/{vx_vadd-6-i16.c => vx-6-i8.c} | 4 +- .../autovec/vx_vf/{vx_vadd-6-u16.c => vx-6-u16.c} | 4 +- .../autovec/vx_vf/{vx_vadd-6-u32.c => vx-6-u32.c} | 4 +- .../autovec/vx_vf/{vx_vadd-6-i64.c => vx-6-u64.c} | 4 +- .../autovec/vx_vf/{vx_vadd-6-u8.c => vx-6-u8.c} | 4 +- .../gcc.target/riscv/rvv/autovec/vx_vf/vx_binary.h | 50 +-- .../riscv/rvv/autovec/vx_vf/vx_binary_data.h | 408 ++++++++++++++++++++- .../riscv/rvv/autovec/vx_vf/vx_binary_run.h | 2 +- .../riscv/rvv/autovec/vx_vf/vx_vadd-1-u16.c | 8 - .../riscv/rvv/autovec/vx_vf/vx_vadd-1-u32.c | 8 - .../riscv/rvv/autovec/vx_vf/vx_vadd-1-u64.c | 8 - .../riscv/rvv/autovec/vx_vf/vx_vadd-1-u8.c | 8 - .../riscv/rvv/autovec/vx_vf/vx_vadd-2-u16.c | 8 - .../riscv/rvv/autovec/vx_vf/vx_vadd-2-u32.c | 8 - .../riscv/rvv/autovec/vx_vf/vx_vadd-2-u64.c | 8 - .../riscv/rvv/autovec/vx_vf/vx_vadd-2-u8.c | 8 - .../riscv/rvv/autovec/vx_vf/vx_vadd-3-u16.c | 8 - .../riscv/rvv/autovec/vx_vf/vx_vadd-3-u32.c | 8 - .../riscv/rvv/autovec/vx_vf/vx_vadd-3-u64.c | 8 - .../riscv/rvv/autovec/vx_vf/vx_vadd-3-u8.c | 8 - .../riscv/rvv/autovec/vx_vf/vx_vadd-4-u16.c | 8 - .../riscv/rvv/autovec/vx_vf/vx_vadd-4-u32.c | 8 - .../riscv/rvv/autovec/vx_vf/vx_vadd-4-u64.c | 8 - .../riscv/rvv/autovec/vx_vf/vx_vadd-4-u8.c | 8 - .../riscv/rvv/autovec/vx_vf/vx_vadd-5-u64.c | 8 - .../riscv/rvv/autovec/vx_vf/vx_vadd-5-u8.c | 8 - .../riscv/rvv/autovec/vx_vf/vx_vadd-run-1-i16.c | 9 +- .../riscv/rvv/autovec/vx_vf/vx_vadd-run-1-i32.c | 9 +- .../riscv/rvv/autovec/vx_vf/vx_vadd-run-1-i64.c | 9 +- .../riscv/rvv/autovec/vx_vf/vx_vadd-run-1-i8.c | 9 +- .../riscv/rvv/autovec/vx_vf/vx_vadd-run-1-u16.c | 9 +- .../riscv/rvv/autovec/vx_vf/vx_vadd-run-1-u32.c | 9 +- .../riscv/rvv/autovec/vx_vf/vx_vadd-run-1-u64.c | 9 +- .../riscv/rvv/autovec/vx_vf/vx_vadd-run-1-u8.c | 9 +- .../riscv/rvv/autovec/vx_vf/vx_vsub-run-1-i16.c | 15 + .../riscv/rvv/autovec/vx_vf/vx_vsub-run-1-i32.c | 15 + .../riscv/rvv/autovec/vx_vf/vx_vsub-run-1-i64.c | 15 + .../riscv/rvv/autovec/vx_vf/vx_vsub-run-1-i8.c | 15 + .../riscv/rvv/autovec/vx_vf/vx_vsub-run-1-u16.c | 15 + .../riscv/rvv/autovec/vx_vf/vx_vsub-run-1-u32.c | 15 + .../riscv/rvv/autovec/vx_vf/vx_vsub-run-1-u64.c | 15 + .../riscv/rvv/autovec/vx_vf/vx_vsub-run-1-u8.c | 15 + 88 files changed, 752 insertions(+), 256 deletions(-) copy gcc/testsuite/gcc.target/riscv/rvv/autovec/vx_vf/{vx_vadd-1-i16.c => vx-1-i16 [...] rename gcc/testsuite/gcc.target/riscv/rvv/autovec/vx_vf/{vx_vadd-1-i64.c => vx-1-i [...] rename gcc/testsuite/gcc.target/riscv/rvv/autovec/vx_vf/{vx_vadd-1-i8.c => vx-1-i6 [...] copy gcc/testsuite/gcc.target/riscv/rvv/autovec/vx_vf/{vx_vadd-1-i32.c => vx-1-i8. [...] copy gcc/testsuite/gcc.target/riscv/rvv/autovec/vx_vf/{vx_vadd-1-i16.c => vx-1-u16 [...] copy gcc/testsuite/gcc.target/riscv/rvv/autovec/vx_vf/{vx_vadd-1-i32.c => vx-1-u32 [...] rename gcc/testsuite/gcc.target/riscv/rvv/autovec/vx_vf/{vx_vadd-1-i16.c => vx-1-u [...] rename gcc/testsuite/gcc.target/riscv/rvv/autovec/vx_vf/{vx_vadd-1-i32.c => vx-1-u [...] rename gcc/testsuite/gcc.target/riscv/rvv/autovec/vx_vf/{vx_vadd-2-i32.c => vx-2-i [...] rename gcc/testsuite/gcc.target/riscv/rvv/autovec/vx_vf/{vx_vadd-2-i64.c => vx-2-i [...] rename gcc/testsuite/gcc.target/riscv/rvv/autovec/vx_vf/{vx_vadd-2-i8.c => vx-2-i6 [...] copy gcc/testsuite/gcc.target/riscv/rvv/autovec/vx_vf/{vx_vadd-2-i16.c => vx-2-i8. [...] copy gcc/testsuite/gcc.target/riscv/rvv/autovec/vx_vf/{vx_vadd-2-i16.c => vx-2-u16 [...] copy gcc/testsuite/gcc.target/riscv/rvv/autovec/vx_vf/{vx_vadd-2-i16.c => vx-2-u32 [...] copy gcc/testsuite/gcc.target/riscv/rvv/autovec/vx_vf/{vx_vadd-2-i16.c => vx-2-u64 [...] rename gcc/testsuite/gcc.target/riscv/rvv/autovec/vx_vf/{vx_vadd-2-i16.c => vx-2-u [...] rename gcc/testsuite/gcc.target/riscv/rvv/autovec/vx_vf/{vx_vadd-3-i32.c => vx-3-i [...] rename gcc/testsuite/gcc.target/riscv/rvv/autovec/vx_vf/{vx_vadd-3-i64.c => vx-3-i [...] rename gcc/testsuite/gcc.target/riscv/rvv/autovec/vx_vf/{vx_vadd-3-i8.c => vx-3-i6 [...] copy gcc/testsuite/gcc.target/riscv/rvv/autovec/vx_vf/{vx_vadd-3-i16.c => vx-3-i8. [...] copy gcc/testsuite/gcc.target/riscv/rvv/autovec/vx_vf/{vx_vadd-3-i16.c => vx-3-u16 [...] copy gcc/testsuite/gcc.target/riscv/rvv/autovec/vx_vf/{vx_vadd-3-i16.c => vx-3-u32 [...] copy gcc/testsuite/gcc.target/riscv/rvv/autovec/vx_vf/{vx_vadd-3-i16.c => vx-3-u64 [...] rename gcc/testsuite/gcc.target/riscv/rvv/autovec/vx_vf/{vx_vadd-3-i16.c => vx-3-u [...] copy gcc/testsuite/gcc.target/riscv/rvv/autovec/vx_vf/{vx_vadd-4-i16.c => vx-4-i16 [...] rename gcc/testsuite/gcc.target/riscv/rvv/autovec/vx_vf/{vx_vadd-4-i64.c => vx-4-i [...] copy gcc/testsuite/gcc.target/riscv/rvv/autovec/vx_vf/{vx_vadd-4-i16.c => vx-4-i64 [...] rename gcc/testsuite/gcc.target/riscv/rvv/autovec/vx_vf/{vx_vadd-4-i8.c => vx-4-i8 [...] copy gcc/testsuite/gcc.target/riscv/rvv/autovec/vx_vf/{vx_vadd-4-i16.c => vx-4-u16 [...] copy gcc/testsuite/gcc.target/riscv/rvv/autovec/vx_vf/{vx_vadd-4-i16.c => vx-4-u32 [...] rename gcc/testsuite/gcc.target/riscv/rvv/autovec/vx_vf/{vx_vadd-4-i32.c => vx-4-u [...] rename gcc/testsuite/gcc.target/riscv/rvv/autovec/vx_vf/{vx_vadd-4-i16.c => vx-4-u [...] rename gcc/testsuite/gcc.target/riscv/rvv/autovec/vx_vf/{vx_vadd-5-i16.c => vx-5-i [...] rename gcc/testsuite/gcc.target/riscv/rvv/autovec/vx_vf/{vx_vadd-5-u16.c => vx-5-i [...] copy gcc/testsuite/gcc.target/riscv/rvv/autovec/vx_vf/{vx_vadd-5-i32.c => vx-5-i64 [...] rename gcc/testsuite/gcc.target/riscv/rvv/autovec/vx_vf/{vx_vadd-5-i8.c => vx-5-i8 [...] rename gcc/testsuite/gcc.target/riscv/rvv/autovec/vx_vf/{vx_vadd-5-u32.c => vx-5-u [...] copy gcc/testsuite/gcc.target/riscv/rvv/autovec/vx_vf/{vx_vadd-5-i32.c => vx-5-u32 [...] rename gcc/testsuite/gcc.target/riscv/rvv/autovec/vx_vf/{vx_vadd-5-i64.c => vx-5-u [...] rename gcc/testsuite/gcc.target/riscv/rvv/autovec/vx_vf/{vx_vadd-5-i32.c => vx-5-u [...] rename gcc/testsuite/gcc.target/riscv/rvv/autovec/vx_vf/{vx_vadd-6-u64.c => vx-6-i [...] rename gcc/testsuite/gcc.target/riscv/rvv/autovec/vx_vf/{vx_vadd-6-i32.c => vx-6-i [...] rename gcc/testsuite/gcc.target/riscv/rvv/autovec/vx_vf/{vx_vadd-6-i8.c => vx-6-i6 [...] rename gcc/testsuite/gcc.target/riscv/rvv/autovec/vx_vf/{vx_vadd-6-i16.c => vx-6-i [...] rename gcc/testsuite/gcc.target/riscv/rvv/autovec/vx_vf/{vx_vadd-6-u16.c => vx-6-u [...] rename gcc/testsuite/gcc.target/riscv/rvv/autovec/vx_vf/{vx_vadd-6-u32.c => vx-6-u [...] rename gcc/testsuite/gcc.target/riscv/rvv/autovec/vx_vf/{vx_vadd-6-i64.c => vx-6-u [...] rename gcc/testsuite/gcc.target/riscv/rvv/autovec/vx_vf/{vx_vadd-6-u8.c => vx-6-u8 [...] delete mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/vx_vf/vx_vadd-1-u16.c delete mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/vx_vf/vx_vadd-1-u32.c delete mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/vx_vf/vx_vadd-1-u64.c delete mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/vx_vf/vx_vadd-1-u8.c delete mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/vx_vf/vx_vadd-2-u16.c delete mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/vx_vf/vx_vadd-2-u32.c delete mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/vx_vf/vx_vadd-2-u64.c delete mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/vx_vf/vx_vadd-2-u8.c delete mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/vx_vf/vx_vadd-3-u16.c delete mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/vx_vf/vx_vadd-3-u32.c delete mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/vx_vf/vx_vadd-3-u64.c delete mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/vx_vf/vx_vadd-3-u8.c delete mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/vx_vf/vx_vadd-4-u16.c delete mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/vx_vf/vx_vadd-4-u32.c delete mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/vx_vf/vx_vadd-4-u64.c delete mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/vx_vf/vx_vadd-4-u8.c delete mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/vx_vf/vx_vadd-5-u64.c delete mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/vx_vf/vx_vadd-5-u8.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/vx_vf/vx_vsub-run-1-i16.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/vx_vf/vx_vsub-run-1-i32.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/vx_vf/vx_vsub-run-1-i64.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/vx_vf/vx_vsub-run-1-i8.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/vx_vf/vx_vsub-run-1-u16.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/vx_vf/vx_vsub-run-1-u32.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/vx_vf/vx_vsub-run-1-u64.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/vx_vf/vx_vsub-run-1-u8.c