This is an automated email from the git hooks/post-receive script.
tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/llvm-master-aarch64-mainline-allyesconfig in repository toolchain/ci/llvm-project.
from 4bf015c035e [AlignmentFromAssumptions] Fix a SCEV assertion resulting f [...] adds 6dab8067123 [mlir] Add exp2 conversion to llvm.intr.exp2 adds a7115d51be0 [X86] X86CallFrameOptimization - generalize slow push code path adds 6ba63510720 [PostOrderIterator] Use SmallVector to store stack; NFC adds 49d00824bbb [VPlan] Use one VPWidenRecipe per original IR instruction. (NFC). adds b632bd88a63 [mlir] NFC: fix trivial typo in documents adds 10439f9e32e [X86][AVX] Add X86ISD::VALIGN target shuffle decode support adds da4c7db793a [X86] Rename matchShuffleAsByteRotate to matchShuffleAsElem [...] adds 7734e4b3a36 [X86][AVX] Combine 128-bit lane shuffles with a zeroable up [...] adds 1e363023b82 [InstCombine] Use replaceOperand() in a few more places adds 6f07a9e80ab [InstCombine] Erase original add when creating saddo adds 28f67bd5c56 [InstCombine] Fix worklist management in varargs transform adds 99913ef3d14 [OpenMP] set_bits iterator yields unsigned elements, no ref [...] adds 26fa33755f1 [InstCombine] Simplify select of cmpxchg transform adds b44f07045c5 Remove unnecessary empty comments from test check lines. NFC. adds 443dcc0e008 [X86][AVX] Add tests for 512-bit shuffle patterns that coul [...] adds febcb24f149 [InstCombine] make test independent of branch undef/UB; NFC adds fc3cc8a4b07 [VectorCombine] skip debug intrinsics first for efficiency adds 97bbe7ad2a9 AMDGPU: Fix typo adds 0b68ca51623 AMDGPU: Add some additional tests for v_cvt_ubyte* formation adds ab7a41069eb AMDGPU: Fix using wrong instruction for FP conversion adds d15723ef065 AMDGPU/GlobalISel: Remove redundant virtual adds cce3d96bcc6 GlobalISel: Add matcher for G_SHL adds c0955edfd6e Introduce support for lib function aligned_alloc in TLI / m [...] adds a9ddcd6411b [InstCombine] Erase old add when optimizing add overflow adds 0c871400658 [InstCombine] Use replaceOperand() in assoc cast simplification adds 4e4ea2cde44 [MLIR] Add missing asserts in interchangeLoops util, doc co [...] adds 53d209076aa [InstCombine] Use replaceOperand() in demanded elements sim [...] adds 8253a86b65c [InstCombine] Erase old mul when creating umulo adds 8206c50cdec [X86] Add isAnyZero shuffle mask helper adds fe0723dc9d4 Fix -Wdocumentation warning. NFC. adds 9c8ec99c80a [X86][AVX] Combine 128/256-bit lane shuffles with zeroable [...] adds 15f1fe1506f clang-format fixes in ClangTidyDiagnosticConsumer.cpp and D [...] adds b9d9968f63a [clangd] Handle clang-tidy suppression comments for diagnos [...] adds 854f268ca62 [MC] Move deprecation infos from MCTargetDesc to MCInstrInfo adds 6628c525cba [gn build] Port 854f268ca62 adds 7c1a6873aa5 [ARM] VMOV.64 immediate tests. NFC adds 00c76f34962 [ELF][test] Improve arm-exidx-output.s to test different ou [...] adds a5458bb0d6b Don't claim template names that name non-templates are undeclared. adds 6e0afb5f108 [ARMMVE] Create fewer temporary SmallVectors adds 2451e4c5978 [X86] Add sse4.2 command lines to min/max reduction tests. adds 24562c6588b [InstCombine] Add tests for trunc (extelt x); (NFC) Baselin [...] adds d74533a18b8 [X86] Add sse4.1 RUNs lines to the min/max reduction cost m [...] adds 12f6b024f9f Revert "[libc++] NFC: Simplify substitutions by using lit r [...] adds 42dc667db24 [LLD][ELF] Put back rounding which was lost in 8404aeb56a73 [...] adds a94fa2c0494 [Coroutines 1/2] Improve symmetric control transfer feature adds 31a1d85c535 [Coroutines 2/2] Improve symmetric control transfer feature adds 9a7eda1bece PR45350: Handle unsized array CXXConstructExprs in constant [...] adds 05f0e598ab2 [LangRef] Clarify the semantics of branch on undef adds 3d44f48edc2 [mlir][Diagnostics] Don't print note source line if it is t [...] adds f86104bb68d [mlir][NFC] Use the auto-generated op documentation in the [...] adds 16f27b70a50 [mlir][NFC] Update dialect/op documentation to be consistent adds 4e0d9925d6a [NFC] Remove obsolete checks followed by fix of isGuarantee [...] adds b4695351cb4 [TTI][X86] Fix the value passed to IsUnsigned for cost mode [...] adds c9eaed51492 [ARM] MVE VMOV.i64 adds afcb77cc88a [Analyzer] Fix for incorrect use of container and iterator [...] adds eb90692d8a6 [Analyzer] Rename test `iterator-modelling.cpp` to `iterato [...] adds b91535f6c7b [Alignment][NFC] Return Align for SelectionDAGNodes::getOri [...] adds 53e7c8fdfaa [lldb][NFC] Cleanup TestFixIts.py adds 064ab22fb29 [lldb] Run TestFixIts on non-Darwin platforms
No new revisions were added by this update.
Summary of changes: .../clang-tidy/ClangTidyDiagnosticConsumer.cpp | 87 +- .../clang-tidy/ClangTidyDiagnosticConsumer.h | 11 +- clang-tools-extra/clangd/ParsedAST.cpp | 9 +- .../clangd/unittests/DiagnosticsTests.cpp | 29 +- clang/include/clang/AST/PrettyPrinter.h | 3 +- clang/include/clang/Basic/DiagnosticDriverKinds.td | 2 + clang/include/clang/Basic/DiagnosticSemaKinds.td | 3 +- clang/include/clang/Sema/Sema.h | 32 +- clang/lib/AST/ExprConstant.cpp | 23 +- clang/lib/Sema/SemaTemplate.cpp | 30 +- .../StaticAnalyzer/Checkers/ContainerModeling.cpp | 11 + ...essive-binary-operation-simplification-warn.cpp | 7 + ...ve-binary-operation-simplification-no-crash.cpp | 15 + ...terator-modelling.cpp => iterator-modeling.cpp} | 0 clang/test/Analysis/loop-widening-notes.cpp | 2 +- clang/test/SemaCXX/constant-expression-cxx2a.cpp | 20 + clang/test/SemaCXX/pseudo-destructors.cpp | 13 + clang/utils/TableGen/MveEmitter.cpp | 4 +- libcxx/test/lit.cfg | 2 - libcxx/utils/libcxx/test/config.py | 39 +- libcxx/utils/libcxx/test/format.py | 3 +- lld/ELF/SyntheticSections.cpp | 6 +- lld/test/ELF/arm-exidx-link.s | 25 - lld/test/ELF/arm-exidx-output.s | 34 +- .../API/commands/expression/fixits/TestFixIts.py | 21 +- llvm/docs/LangRef.rst | 39 +- llvm/include/llvm/ADT/PostOrderIterator.h | 3 +- llvm/include/llvm/Analysis/MemoryBuiltins.h | 8 + llvm/include/llvm/Analysis/TargetLibraryInfo.def | 3 + llvm/include/llvm/CodeGen/BasicTTIImpl.h | 4 +- .../llvm/CodeGen/GlobalISel/MIPatternMatch.h | 6 + llvm/include/llvm/CodeGen/SelectionDAGNodes.h | 8 +- llvm/include/llvm/MC/MCInstrDesc.h | 14 - llvm/include/llvm/MC/MCInstrInfo.h | 23 +- llvm/lib/Analysis/BasicAliasAnalysis.cpp | 2 +- .../lib/Analysis/InstructionPrecedenceTracking.cpp | 21 +- llvm/lib/Analysis/MemoryBuiltins.cpp | 26 +- llvm/lib/Analysis/TargetLibraryInfo.cpp | 2 + .../CodeGen/SelectionDAG/LegalizeVectorTypes.cpp | 73 +- llvm/lib/Frontend/OpenMP/OMPContext.cpp | 16 +- llvm/lib/MC/CMakeLists.txt | 1 + llvm/lib/MC/MCInstrDesc.cpp | 11 - llvm/lib/MC/MCInstrInfo.cpp | 27 + .../Target/AMDGPU/AMDGPUPostLegalizerCombiner.cpp | 4 +- llvm/lib/Target/AMDGPU/SIISelLowering.cpp | 9 +- llvm/lib/Target/AMDGPU/SIISelLowering.h | 2 +- llvm/lib/Target/ARM/ARMISelLowering.cpp | 16 +- llvm/lib/Target/ARM/ARMInstrMVE.td | 2 + llvm/lib/Target/X86/X86CallFrameOptimization.cpp | 2 +- llvm/lib/Target/X86/X86ISelLowering.cpp | 75 +- llvm/lib/Transforms/Coroutines/CoroSplit.cpp | 64 +- .../Transforms/InstCombine/InstCombineCalls.cpp | 60 +- .../Transforms/InstCombine/InstCombineCompares.cpp | 16 +- .../Transforms/InstCombine/InstCombineInternal.h | 6 + .../InstCombine/InstCombineMulDivRem.cpp | 24 +- .../Transforms/InstCombine/InstCombineSelect.cpp | 30 +- .../InstCombine/InstCombineSimplifyDemanded.cpp | 9 +- .../InstCombine/InstCombineVectorOps.cpp | 6 +- .../InstCombine/InstructionCombining.cpp | 8 +- llvm/lib/Transforms/Utils/BuildLibCalls.cpp | 4 + llvm/lib/Transforms/Vectorize/LoopVectorize.cpp | 17 +- llvm/lib/Transforms/Vectorize/VPRecipeBuilder.h | 5 +- llvm/lib/Transforms/Vectorize/VPlan.cpp | 3 +- llvm/lib/Transforms/Vectorize/VPlan.h | 25 +- llvm/lib/Transforms/Vectorize/VPlanTransforms.cpp | 15 +- llvm/lib/Transforms/Vectorize/VectorCombine.cpp | 5 +- llvm/test/Analysis/CostModel/X86/reduce-fmax.ll | 19 +- llvm/test/Analysis/CostModel/X86/reduce-fmin.ll | 19 +- llvm/test/Analysis/CostModel/X86/reduce-smax.ll | 155 +-- llvm/test/Analysis/CostModel/X86/reduce-smin.ll | 155 +-- llvm/test/Analysis/CostModel/X86/reduce-umax.ll | 155 +-- llvm/test/Analysis/CostModel/X86/reduce-umin.ll | 155 +-- llvm/test/CodeGen/AMDGPU/cvt_f32_ubyte.ll | 380 ++++++- llvm/test/CodeGen/Thumb2/mve-gather-ptrs.ll | 10 +- llvm/test/CodeGen/Thumb2/mve-masked-ldst.ll | 74 +- llvm/test/CodeGen/Thumb2/mve-sext.ll | 10 +- llvm/test/CodeGen/Thumb2/mve-vecreduce-add.ll | 100 +- llvm/test/CodeGen/Thumb2/mve-vecreduce-mla.ll | 66 +- llvm/test/CodeGen/Thumb2/mve-vmovimm.ll | 667 ++++++++--- llvm/test/CodeGen/X86/atomic-idempotent.ll | 547 +++++++-- llvm/test/CodeGen/X86/avx-vperm2x128.ll | 10 +- llvm/test/CodeGen/X86/vector-reduce-mul.ll | 158 ++- llvm/test/CodeGen/X86/vector-reduce-smax.ll | 432 ++++--- llvm/test/CodeGen/X86/vector-reduce-smin.ll | 434 +++++--- llvm/test/CodeGen/X86/vector-reduce-umax.ll | 464 +++++--- llvm/test/CodeGen/X86/vector-reduce-umin.ll | 422 ++++--- llvm/test/CodeGen/X86/vector-shuffle-128-v4.ll | 17 +- llvm/test/CodeGen/X86/vector-shuffle-256-v8.ll | 17 +- llvm/test/CodeGen/X86/vector-shuffle-512-v8.ll | 188 ++-- .../CodeGen/X86/vector-shuffle-combining-avx2.ll | 45 +- llvm/test/CodeGen/X86/vector-shuffle-v1.ll | 10 +- .../Transforms/Coroutines/coro-split-musttail2.ll | 68 ++ .../Transforms/Coroutines/coro-split-musttail3.ll | 101 ++ .../test/Transforms/DeadStoreElimination/simple.ll | 13 + .../InstCombine/pr33689_same_bitwidth.ll | 6 +- .../Transforms/InstCombine/trunc-extractelement.ll | 127 +++ llvm/unittests/Analysis/TargetLibraryInfoTest.cpp | 1 + .../CodeGen/GlobalISel/PatternMatchTest.cpp | 8 + llvm/unittests/CodeGen/MachineInstrTest.cpp | 26 +- .../Transforms/Vectorize/VPlanHCFGTest.cpp | 26 +- llvm/utils/TableGen/AsmMatcherEmitter.cpp | 2 +- llvm/utils/TableGen/InstrInfoEmitter.cpp | 95 +- llvm/utils/gn/secondary/llvm/lib/MC/BUILD.gn | 1 + mlir/docs/ConversionToLLVMDialect.md | 2 +- mlir/docs/CreatingADialect.md | 2 +- mlir/docs/Diagnostics.md | 4 +- mlir/docs/Dialects/Affine.md | 200 +--- mlir/docs/Dialects/GPU.md | 97 +- mlir/docs/Dialects/LLVM.md | 2 +- mlir/docs/Dialects/Linalg.md | 6 +- mlir/docs/Dialects/Standard.md | 1095 +----------------- mlir/docs/OpDefinitions.md | 2 +- mlir/docs/RationaleLinalgDialect.md | 2 +- mlir/include/mlir/Dialect/Affine/IR/AffineOps.td | 212 ++-- mlir/include/mlir/Dialect/Affine/IR/CMakeLists.txt | 2 +- mlir/include/mlir/Dialect/GPU/CMakeLists.txt | 4 +- mlir/include/mlir/Dialect/GPU/GPUOps.td | 94 +- mlir/include/mlir/Dialect/LLVMIR/LLVMOps.td | 3 +- mlir/include/mlir/Dialect/Linalg/IR/CMakeLists.txt | 3 +- mlir/include/mlir/Dialect/Linalg/IR/LinalgOps.td | 32 +- .../mlir/Dialect/Linalg/IR/LinalgStructuredOps.td | 228 ++-- .../Linalg/IR/LinalgStructuredOpsInterface.td | 13 +- mlir/include/mlir/Dialect/LoopOps/LoopOps.td | 95 +- mlir/include/mlir/Dialect/Quant/QuantOps.td | 34 +- mlir/include/mlir/Dialect/SPIRV/SPIRVBase.td | 2 +- mlir/include/mlir/Dialect/Shape/IR/CMakeLists.txt | 7 +- mlir/include/mlir/Dialect/Shape/IR/ShapeOps.td | 2 +- .../mlir/Dialect/StandardOps/IR/CMakeLists.txt | 2 + mlir/include/mlir/Dialect/StandardOps/IR/Ops.td | 1174 ++++++++++++++++---- mlir/include/mlir/Dialect/Vector/VectorOps.td | 393 +++---- mlir/include/mlir/IR/Diagnostics.h | 3 +- .../mlir/Interfaces/InferTypeOpInterface.td | 3 +- mlir/include/mlir/Transforms/LoopUtils.h | 14 +- .../Conversion/StandardToLLVM/StandardToLLVM.cpp | 2 + mlir/lib/IR/Diagnostics.cpp | 46 +- mlir/lib/Transforms/Utils/LoopUtils.cpp | 45 +- .../StandardToLLVM/convert-to-llvmir.mlir | 22 +- .../StandardToSPIRV/std-types-to-spirv.mlir | 2 +- mlir/test/IR/attribute.mlir | 2 +- mlir/test/IR/diagnostic-handler.mlir | 6 +- mlir/test/Target/llvmir-intrinsics.mlir | 9 + mlir/test/mlir-tblgen/llvm-intrinsics.td | 2 +- 142 files changed, 5800 insertions(+), 4376 deletions(-) create mode 100644 clang/test/Analysis/container-modeling-no-aggressive-binary-ope [...] create mode 100644 clang/test/Analysis/iterator-modeling-no-aggressive-binary-oper [...] rename clang/test/Analysis/{iterator-modelling.cpp => iterator-modeling.cpp} (100%) delete mode 100644 lld/test/ELF/arm-exidx-link.s create mode 100644 llvm/lib/MC/MCInstrInfo.cpp create mode 100644 llvm/test/Transforms/Coroutines/coro-split-musttail2.ll create mode 100644 llvm/test/Transforms/Coroutines/coro-split-musttail3.ll create mode 100644 llvm/test/Transforms/InstCombine/trunc-extractelement.ll