This is an automated email from the git hooks/post-receive script.
unknown user pushed a change to branch master in repository llvm.
from 8060f843435 ARM MTE stack sanitizer. new a985f4ba157 AMDGPU/GlobalISel: Allow scalar s1 and/or/xor
The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference.
Summary of changes: lib/Target/AMDGPU/AMDGPURegisterBankInfo.cpp | 97 ++- .../AMDGPU/GlobalISel/regbankselect-and-s1.mir | 527 +++++++++++++ .../AMDGPU/GlobalISel/regbankselect-and.mir | 145 +--- .../CodeGen/AMDGPU/GlobalISel/regbankselect-or.mir | 15 +- ...bankselect-phi.mir => regbankselect-phi-s1.mir} | 819 --------------------- .../AMDGPU/GlobalISel/regbankselect-xor.mir | 15 +- 6 files changed, 631 insertions(+), 987 deletions(-) create mode 100644 test/CodeGen/AMDGPU/GlobalISel/regbankselect-and-s1.mir copy test/CodeGen/AMDGPU/GlobalISel/{regbankselect-phi.mir => regbankselect-phi-s1 [...]