This is an automated email from the git hooks/post-receive script.
unknown user pushed a change to branch master in repository llvm.
from 5603765 Rely on a single DWARF version instead of having two copies new 6c40982 [lib/LTO] Rename few instances of Lto to LTO. new 124ad83 AMDGPU: Make m0 unallocatable new f18de36 AMDGPU: Remove m0 spilling code new 1cb6ce6 TRI: Add hook to pass scavenger during frame elimination new a5a179f AMDGPU: Preserve m0 value when spilling
The 5 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference.
Summary of changes: include/llvm/Target/TargetRegisterInfo.h | 9 +- lib/CodeGen/PrologEpilogInserter.cpp | 15 +++- lib/LTO/LTOBackend.cpp | 12 +-- lib/Target/AMDGPU/AMDGPUISelDAGToDAG.cpp | 2 +- lib/Target/AMDGPU/SIISelLowering.cpp | 22 ++--- lib/Target/AMDGPU/SIInstrInfo.cpp | 3 +- lib/Target/AMDGPU/SIRegisterInfo.cpp | 85 ++++++++++--------- lib/Target/AMDGPU/SIRegisterInfo.h | 3 +- lib/Target/AMDGPU/SIRegisterInfo.td | 8 +- lib/Target/AMDGPU/SIWholeQuadMode.cpp | 2 +- test/CodeGen/AMDGPU/detect-dead-lanes.mir | 40 ++++----- test/CodeGen/AMDGPU/inline-constraints.ll | 5 +- test/CodeGen/AMDGPU/llvm.amdgcn.readfirstlane.ll | 3 +- test/CodeGen/AMDGPU/llvm.amdgcn.readlane.ll | 3 +- test/CodeGen/AMDGPU/read_register.ll | 4 +- test/CodeGen/AMDGPU/spill-m0.ll | 101 +++++++++++++++++++---- test/CodeGen/MIR/AMDGPU/si-fix-sgpr-copies.mir | 8 +- 17 files changed, 214 insertions(+), 111 deletions(-)