This is an automated email from the git hooks/post-receive script.
unknown user pushed a change to branch master in repository llvm.
from dcaf742ea29 Fix some minor issues in PDB parsing library. new 71f289771fd [git-llvm] Don't attempt to propget files that don't exist [...] new ae1c8533580 [LegacyPassManager] Remove TargetMachine constructors new 7db2df6d969 [LSR] Call canonicalize after we generate a new Formula in [...] new 816047d44c6 [IR] De-virtualize ~Value to save a vptr
The 4 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference.
Summary of changes: include/llvm/Analysis/MemorySSA.h | 113 ++++++++++++++------- include/llvm/CodeGen/Passes.h | 47 ++------- include/llvm/CodeGen/StackProtector.h | 12 +-- include/llvm/IR/Argument.h | 3 +- include/llvm/IR/BasicBlock.h | 6 +- include/llvm/IR/Constant.h | 2 - include/llvm/IR/Constants.h | 10 +- include/llvm/IR/DerivedUser.h | 41 ++++++++ include/llvm/IR/Function.h | 2 +- include/llvm/IR/GlobalValue.h | 8 +- include/llvm/IR/GlobalVariable.h | 2 +- include/llvm/IR/InlineAsm.h | 3 +- include/llvm/IR/InstrTypes.h | 10 -- include/llvm/IR/Instruction.def | 10 +- include/llvm/IR/Instruction.h | 14 ++- include/llvm/IR/Instructions.h | 12 --- include/llvm/IR/Metadata.h | 3 +- include/llvm/IR/OperandTraits.h | 6 ++ include/llvm/IR/Operator.h | 7 +- include/llvm/IR/User.h | 6 +- include/llvm/IR/Value.def | 17 +++- include/llvm/IR/Value.h | 21 +++- include/llvm/PassInfo.h | 21 +--- include/llvm/PassSupport.h | 6 -- lib/Analysis/MemorySSA.cpp | 23 ++++- lib/AsmParser/LLParser.cpp | 8 +- lib/Bitcode/Reader/BitcodeReader.cpp | 4 +- lib/Bitcode/Reader/ValueList.cpp | 4 +- lib/CodeGen/AtomicExpandPass.cpp | 22 ++-- lib/CodeGen/CodeGenPrepare.cpp | 27 ++--- lib/CodeGen/DwarfEHPrepare.cpp | 32 +++--- lib/CodeGen/InterleavedAccessPass.cpp | 19 ++-- lib/CodeGen/LLVMTargetMachine.cpp | 20 ++-- lib/CodeGen/LowerEmuTLS.cpp | 22 ++-- lib/CodeGen/MachineModuleInfo.cpp | 4 +- lib/CodeGen/PrologEpilogInserter.cpp | 42 ++++---- lib/CodeGen/SafeStack.cpp | 22 ++-- lib/CodeGen/StackProtector.cpp | 13 ++- lib/CodeGen/TargetPassConfig.cpp | 18 ++-- lib/CodeGen/WinEHPrepare.cpp | 10 +- lib/IR/Constants.cpp | 11 -- lib/IR/ConstantsContext.h | 20 ---- lib/IR/Function.cpp | 2 - lib/IR/InlineAsm.cpp | 4 - lib/IR/Instruction.cpp | 2 - lib/IR/Instructions.cpp | 27 ----- lib/IR/LLVMContextImpl.cpp | 21 ---- lib/IR/PassRegistry.cpp | 2 - lib/IR/User.cpp | 10 -- lib/IR/Value.cpp | 29 +++++- lib/Target/AArch64/AArch64TargetMachine.cpp | 4 +- lib/Target/AMDGPU/AMDGPU.h | 20 ++-- lib/Target/AMDGPU/AMDGPUAnnotateKernelFeatures.cpp | 15 +-- lib/Target/AMDGPU/AMDGPUCodeGenPrepare.cpp | 24 +++-- lib/Target/AMDGPU/AMDGPULowerIntrinsics.cpp | 21 ++-- lib/Target/AMDGPU/AMDGPUPromoteAlloca.cpp | 31 +++--- lib/Target/AMDGPU/AMDGPUTargetMachine.cpp | 20 ++-- lib/Target/AMDGPU/R600ClauseMergePass.cpp | 6 +- lib/Target/AMDGPU/R600ControlFlowFinalizer.cpp | 6 +- lib/Target/AMDGPU/R600ExpandSpecialInstrs.cpp | 6 +- lib/Target/AMDGPU/R600OptimizeVectorRegisters.cpp | 6 +- lib/Target/AMDGPU/R600Packetizer.cpp | 6 +- lib/Target/AMDGPU/SILoadStoreOptimizer.cpp | 8 +- lib/Target/ARM/ARMTargetMachine.cpp | 4 +- lib/Target/Hexagon/HexagonLoopIdiomRecognition.cpp | 2 +- lib/Target/Hexagon/HexagonTargetMachine.cpp | 2 +- lib/Target/Mips/Mips.h | 12 +-- lib/Target/Mips/Mips16HardFloat.cpp | 17 ++-- lib/Target/Mips/MipsDelaySlotFiller.cpp | 12 +-- lib/Target/Mips/MipsLongBranch.cpp | 16 +-- lib/Target/Mips/MipsModuleISelDAGToDAG.cpp | 18 ++-- lib/Target/Mips/MipsOptimizePICCall.cpp | 6 +- lib/Target/Mips/MipsOs16.cpp | 4 +- lib/Target/Mips/MipsTargetMachine.cpp | 15 ++- lib/Target/PowerPC/PPCTargetMachine.cpp | 2 +- lib/Target/Sparc/DelaySlotFiller.cpp | 2 +- lib/Target/Sparc/LeonPasses.cpp | 17 +--- lib/Target/Sparc/LeonPasses.h | 11 +- lib/Target/Sparc/Sparc.h | 2 +- lib/Target/Sparc/SparcTargetMachine.cpp | 14 +-- .../WebAssembly/WebAssemblyTargetMachine.cpp | 2 +- lib/Target/X86/X86TargetMachine.cpp | 4 +- lib/Target/XCore/XCoreTargetMachine.cpp | 2 +- lib/Transforms/Scalar/GVN.cpp | 2 +- lib/Transforms/Scalar/JumpThreading.cpp | 2 +- lib/Transforms/Scalar/LoopRotation.cpp | 2 +- lib/Transforms/Scalar/LoopStrengthReduce.cpp | 1 + lib/Transforms/Scalar/Reassociate.cpp | 2 +- lib/Transforms/Scalar/SROA.cpp | 2 +- .../Scalar/StraightLineStrengthReduce.cpp | 2 +- lib/Transforms/Utils/CloneFunction.cpp | 2 +- lib/Transforms/Utils/SimplifyCFG.cpp | 2 +- lib/Transforms/Vectorize/SLPVectorizer.cpp | 4 +- .../Generic/opt-codegen-no-target-machine.ll | 3 + test/CodeGen/X86/O0-pipeline.ll | 2 +- .../LoopStrengthReduce/X86/canonical-2.ll | 36 +++++++ tools/llc/llc.cpp | 4 +- tools/opt/opt.cpp | 12 ++- unittests/IR/ConstantsTest.cpp | 17 ++-- unittests/IR/InstructionsTest.cpp | 4 +- unittests/IR/MetadataTest.cpp | 2 +- unittests/Transforms/Utils/Cloning.cpp | 11 +- utils/git-svn/git-llvm | 2 + 103 files changed, 644 insertions(+), 607 deletions(-) create mode 100644 include/llvm/IR/DerivedUser.h create mode 100644 test/CodeGen/Generic/opt-codegen-no-target-machine.ll create mode 100644 test/Transforms/LoopStrengthReduce/X86/canonical-2.ll