This is an automated email from the git hooks/post-receive script.
unknown user pushed a change to branch master in repository llvm.
from 86864df0931 add a missed case for binary op FMF propagation under select folds new cf8a4a5d5e7 DebugInfo: Add metadata support for disabling DWARF pub sections new 2a752bfdae6 [MI] Change the array of `MachineMemOperand` pointers to be [...]
The 2 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference.
Summary of changes: include/llvm/ADT/PointerSumType.h | 125 ++++++++-- include/llvm/CodeGen/MachineFunction.h | 25 +- include/llvm/CodeGen/MachineInstr.h | 251 ++++++++++++++++----- include/llvm/CodeGen/MachineInstrBuilder.h | 17 +- include/llvm/IR/DIBuilder.h | 7 +- include/llvm/IR/DebugInfoMetadata.h | 41 ++-- lib/AsmParser/LLLexer.cpp | 5 + lib/AsmParser/LLParser.cpp | 30 ++- lib/AsmParser/LLToken.h | 1 + lib/Bitcode/Reader/MetadataLoader.cpp | 2 +- lib/Bitcode/Writer/BitcodeWriter.cpp | 2 +- lib/CodeGen/AsmPrinter/AccelTable.cpp | 10 + lib/CodeGen/AsmPrinter/DwarfCompileUnit.cpp | 24 +- lib/CodeGen/AsmPrinter/DwarfDebug.cpp | 49 ++-- lib/CodeGen/AsmPrinter/DwarfDebug.h | 17 +- lib/CodeGen/AsmPrinter/DwarfUnit.cpp | 6 +- lib/CodeGen/BranchFolding.cpp | 2 +- lib/CodeGen/GlobalISel/IRTranslator.cpp | 5 +- lib/CodeGen/ImplicitNullChecks.cpp | 2 +- lib/CodeGen/MIRParser/MIParser.cpp | 5 +- lib/CodeGen/MachineFunction.cpp | 77 +------ lib/CodeGen/MachineInstr.cpp | 216 +++++++++++++----- lib/CodeGen/MachineOutliner.cpp | 2 +- lib/CodeGen/MachinePipeliner.cpp | 16 +- lib/CodeGen/SelectionDAG/InstrEmitter.cpp | 9 +- lib/CodeGen/StackColoring.cpp | 12 +- lib/CodeGen/TargetInstrInfo.cpp | 6 +- lib/CodeGen/TargetLoweringBase.cpp | 2 +- lib/IR/AsmWriter.cpp | 11 +- lib/IR/DIBuilder.cpp | 5 +- lib/IR/DebugInfo.cpp | 2 +- lib/IR/DebugInfoMetadata.cpp | 25 +- lib/Target/AArch64/AArch64FrameLowering.cpp | 2 +- lib/Target/AArch64/AArch64LoadStoreOptimizer.cpp | 8 +- lib/Target/AMDGPU/SIISelLowering.cpp | 2 +- lib/Target/AMDGPU/SIInstrInfo.cpp | 26 +-- lib/Target/AMDGPU/SILoadStoreOptimizer.cpp | 42 ++-- lib/Target/AMDGPU/SIRegisterInfo.cpp | 19 +- lib/Target/ARM/ARMBaseInstrInfo.cpp | 15 +- lib/Target/ARM/ARMExpandPseudoInsts.cpp | 24 +- lib/Target/ARM/ARMInstrInfo.cpp | 2 +- lib/Target/ARM/ARMLoadStoreOptimizer.cpp | 8 +- lib/Target/ARM/Thumb2SizeReduction.cpp | 4 +- lib/Target/AVR/AVRExpandPseudoInsts.cpp | 52 ++--- lib/Target/Hexagon/HexagonConstExtenders.cpp | 6 +- lib/Target/Hexagon/HexagonEarlyIfConv.cpp | 4 +- lib/Target/Hexagon/HexagonExpandCondsets.cpp | 9 +- lib/Target/Hexagon/HexagonFrameLowering.cpp | 56 ++--- lib/Target/Hexagon/HexagonInstrInfo.cpp | 21 +- lib/Target/Lanai/LanaiMemAluCombiner.cpp | 3 +- lib/Target/Mips/MipsInstrInfo.cpp | 3 +- lib/Target/PowerPC/PPCISelLowering.cpp | 38 ++-- lib/Target/SystemZ/SystemZElimCompare.cpp | 7 +- lib/Target/SystemZ/SystemZISelLowering.cpp | 2 +- lib/Target/X86/X86FixupBWInsts.cpp | 2 +- lib/Target/X86/X86FlagsCopyLowering.cpp | 2 +- lib/Target/X86/X86ISelLowering.cpp | 42 ++-- lib/Target/X86/X86InstrInfo.cpp | 43 ++-- lib/Target/X86/X86InstrInfo.h | 6 +- test/Bitcode/dicompileunit-gnu-pubnames.ll | 4 +- test/DebugInfo/X86/debug-names-ir-disabled.ll | 29 +++ test/DebugInfo/X86/debug-names-partial.ll | 46 ++++ test/DebugInfo/X86/gnu-public-names-empty.ll | 2 +- test/DebugInfo/X86/gnu-public-names-gmlt.ll | 4 +- .../DebugInfo/X86/gnu-public-names-multiple-cus.ll | 2 +- test/DebugInfo/X86/gnu-public-names-tu.ll | 2 +- test/DebugInfo/X86/gnu-public-names.ll | 2 +- ...-sections.ll => no-public-sections-metadata.ll} | 9 +- test/DebugInfo/X86/no-public-sections.ll | 2 +- unittests/IR/MetadataTest.cpp | 7 +- 70 files changed, 985 insertions(+), 581 deletions(-) create mode 100644 test/DebugInfo/X86/debug-names-ir-disabled.ll create mode 100644 test/DebugInfo/X86/debug-names-partial.ll copy test/DebugInfo/X86/{no-public-sections.ll => no-public-sections-metadata.ll} (76%)