This is an automated email from the git hooks/post-receive script.
unknown user pushed a change to branch master in repository gcc.
from 0aad1da6220 docs: Add @cindex for some attributes new 2d1a3629ba3 RISC-V: Support const vector expansion with step vector wit [...]
The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference.
Summary of changes: gcc/config/riscv/riscv-v.cc | 14 +++- .../rvv/autovec/partial/slp-17.c} | 14 ++-- .../gcc.target/riscv/rvv/autovec/partial/slp-18.c | 26 +++++++ .../gcc.target/riscv/rvv/autovec/partial/slp-19.c | 26 +++++++ .../riscv/rvv/autovec/partial/slp_run-17.c | 84 ++++++++++++++++++++++ .../riscv/rvv/autovec/partial/slp_run-18.c | 69 ++++++++++++++++++ .../riscv/rvv/autovec/partial/slp_run-19.c | 69 ++++++++++++++++++ 7 files changed, 294 insertions(+), 8 deletions(-) copy gcc/testsuite/gcc.target/{aarch64/sve/slp_perm_5.c => riscv/rvv/autovec/parti [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/partial/slp-18.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/partial/slp-19.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/partial/slp_run-17.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/partial/slp_run-18.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/partial/slp_run-19.c