This is an automated email from the git hooks/post-receive script.
unknown user pushed a change to branch master in repository gcc.
from 043550bceea libffi: fix handling of homogeneous float128 structs (#689) new 2d76f2b45d6 RISC-V: Enable basic RVV auto-vectorization support.
The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference.
Summary of changes: gcc/config/riscv/autovec.md | 49 ++++++++++ gcc/config/riscv/riscv-protos.h | 1 + gcc/config/riscv/riscv-v.cc | 51 ++++++++++ gcc/config/riscv/riscv.cc | 31 +++++- gcc/config/riscv/vector.md | 4 +- .../gcc.target/riscv/rvv/autovec/fixed-vlmax-1.c | 24 +++++ .../riscv/rvv/autovec/partial/single_rgroup-1.c | 8 ++ .../riscv/rvv/autovec/partial/single_rgroup-1.h | 106 +++++++++++++++++++++ .../rvv/autovec/partial/single_rgroup_run-1.c | 19 ++++ .../gcc.target/riscv/rvv/autovec/scalable-1.c | 17 ++++ .../gcc.target/riscv/rvv/autovec/template-1.h | 68 +++++++++++++ gcc/testsuite/gcc.target/riscv/rvv/autovec/v-1.c | 11 +++ gcc/testsuite/gcc.target/riscv/rvv/autovec/v-2.c | 6 ++ .../gcc.target/riscv/rvv/autovec/zve32f-1.c | 6 ++ .../gcc.target/riscv/rvv/autovec/zve32f-2.c | 6 ++ .../gcc.target/riscv/rvv/autovec/zve32f-3.c | 6 ++ .../riscv/rvv/autovec/zve32f_zvl128b-1.c | 6 ++ .../riscv/rvv/autovec/zve32f_zvl128b-2.c | 6 ++ .../gcc.target/riscv/rvv/autovec/zve32x-1.c | 6 ++ .../gcc.target/riscv/rvv/autovec/zve32x-2.c | 6 ++ .../gcc.target/riscv/rvv/autovec/zve32x-3.c | 6 ++ .../riscv/rvv/autovec/zve32x_zvl128b-1.c | 6 ++ .../riscv/rvv/autovec/zve32x_zvl128b-2.c | 6 ++ .../gcc.target/riscv/rvv/autovec/zve64d-1.c | 6 ++ .../gcc.target/riscv/rvv/autovec/zve64d-2.c | 6 ++ .../gcc.target/riscv/rvv/autovec/zve64d-3.c | 6 ++ .../riscv/rvv/autovec/zve64d_zvl128b-1.c | 6 ++ .../riscv/rvv/autovec/zve64d_zvl128b-2.c | 6 ++ .../gcc.target/riscv/rvv/autovec/zve64f-1.c | 6 ++ .../gcc.target/riscv/rvv/autovec/zve64f-2.c | 6 ++ .../gcc.target/riscv/rvv/autovec/zve64f-3.c | 6 ++ .../riscv/rvv/autovec/zve64f_zvl128b-1.c | 6 ++ .../riscv/rvv/autovec/zve64f_zvl128b-2.c | 6 ++ .../gcc.target/riscv/rvv/autovec/zve64x-1.c | 6 ++ .../gcc.target/riscv/rvv/autovec/zve64x-2.c | 6 ++ .../gcc.target/riscv/rvv/autovec/zve64x-3.c | 6 ++ .../riscv/rvv/autovec/zve64x_zvl128b-1.c | 6 ++ .../riscv/rvv/autovec/zve64x_zvl128b-2.c | 6 ++ gcc/testsuite/gcc.target/riscv/rvv/rvv.exp | 16 ++++ 39 files changed, 559 insertions(+), 2 deletions(-) create mode 100644 gcc/config/riscv/autovec.md create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/fixed-vlmax-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/partial/single_rgroup-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/partial/single_rgroup-1.h create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/partial/single_rgrou [...] create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/scalable-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/template-1.h create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/v-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/v-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/zve32f-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/zve32f-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/zve32f-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/zve32f_zvl128b-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/zve32f_zvl128b-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/zve32x-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/zve32x-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/zve32x-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/zve32x_zvl128b-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/zve32x_zvl128b-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/zve64d-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/zve64d-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/zve64d-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/zve64d_zvl128b-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/zve64d_zvl128b-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/zve64f-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/zve64f-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/zve64f-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/zve64f_zvl128b-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/zve64f_zvl128b-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/zve64x-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/zve64x-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/zve64x-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/zve64x_zvl128b-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/zve64x_zvl128b-2.c