[Tcwg-commits] [toolchain/ci/llvm-project] branch linaro-local/ci/tcwg_kernel/llvm-master-arm-stable-allmodconfig updated (9bc1c6ecc56 -> e794c049b3e)

30 Sep 2019


      This is an automated email from the git hooks/post-receive script.
tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_kernel/llvm-master-arm-stable-allmodconfig
in repository toolchain/ci/llvm-project.
from  9bc1c6ecc56 [cxx_status] Mark P0784R7 as partially complete.
      adds  120a5e9a745 [ARM] Cortex-M4 schedule additions
      adds  72b544e656b [PowerPC] Fix conditions of assert in PPCAsmPrinter
      adds  83476b813e2 [clang-format] Reference qualifiers in member templates cau [...]
      adds  8b1eeafb913 [SLP] Fix for PR31847: Assertion failed: (isLoopInvariant(O [...]
      adds  d30093bb8a3 [DivRemPairs] Don't assert that we won't ever get expanded- [...]
      adds  c5133606627 [MC] Emit unused undefined symbol even if its binding is not set
      adds  eb78dea4ccd [Docs] Moves article links to new pages
      adds  a6d9d31279c [LLVM-C][Ocaml] Add MergeFunctions and DCE pass
      adds  aabf8cbfca8 Add test case peeking through vector concat when combining  [...]
      adds  0e3f6591371 [X86] Add custom isel logic to match VPTERNLOG from 2 logic ops.
      adds  00966d1791f Don't crash if a variable with a constexpr destructor has a [...]
      adds  1069c019241 [X86] Remove -x86-experimental-vector-widening-legalization [...]
      adds  6c320b22cd2 [X86] Fix -Wunused-variable in -DLLVM_ENABLE_ASSERTIONS=off [...]
      adds  9a5e3d39f69 Undef the macros after their use
      adds  1b0ea0a12e7 [X86] Split v16i32/v8i64 bitreverse on avx512f targets with [...]
      adds  4006434ed1d [ELF][test] Change llvm-readobj --arm-attributes to --arch- [...]
      adds  34f9e98aaec [test] Change llvm-readobj --arm-attributes to --arch-speci [...]
      adds  317d991fa51 AMDGPU/GlobalISel: Fix select for v2s16 and/or/xor
      adds  5951e3f8134 [X86] Remove some redundant isel patterns. NFCI
       new  e794c049b3e [SystemZ]  Add SystemZPostRewrite in addPostRegAlloc() inst [...]
The 1 revisions listed above as "new" are entirely new to this
repository and will be described in separate emails.  The revisions
listed as "adds" were already present in the repository and have only
been added to this reference.
Summary of changes:
 clang/lib/Format/TokenAnnotator.cpp                |   25 +-
 clang/lib/Sema/SemaDeclCXX.cpp                     |    3 +-
 clang/test/SemaCXX/constant-expression-cxx2a.cpp   |    9 +
 clang/unittests/Format/FormatTest.cpp              |   68 +
 lld/test/ELF/arm-attributes.s                      |    6 +-
 lld/test/ELF/ppc64-abs64-dyn.s                     |    8 +-
 lld/test/ELF/ppc64-relocs.s                        |    4 +-
 llvm/bindings/ocaml/transforms/ipo/ipo_ocaml.c     |    6 +
 llvm/bindings/ocaml/transforms/ipo/llvm_ipo.ml     |    3 +
 llvm/bindings/ocaml/transforms/ipo/llvm_ipo.mli    |    5 +
 .../transforms/scalar_opts/llvm_scalar_opts.ml     |    3 +
 .../transforms/scalar_opts/llvm_scalar_opts.mli    |    5 +
 .../transforms/scalar_opts/scalar_opts_ocaml.c     |    5 +
 llvm/docs/ProgrammingDocumentation.rst             |    5 +
 llvm/docs/Reference.rst                            |   24 +-
 llvm/docs/SubsystemDocumentation.rst               |   28 +-
 llvm/docs/_templates/indexsidebar.html             |    2 +
 llvm/docs/index.rst                                |    3 -
 llvm/include/llvm-c/Transforms/IPO.h               |    3 +
 llvm/include/llvm-c/Transforms/Scalar.h            |    3 +
 llvm/include/llvm/MC/MCLinkerOptimizationHint.h    |    2 +
 .../llvm/Transforms/Vectorize/SLPVectorizer.h      |    9 +-
 llvm/lib/MC/ELFObjectWriter.cpp                    |    3 -
 llvm/lib/Target/AMDGPU/VOP2Instructions.td         |   32 +-
 llvm/lib/Target/ARM/ARMInstrFormats.td             |    1 +
 llvm/lib/Target/ARM/ARMInstrInfo.td                |   18 +-
 llvm/lib/Target/ARM/ARMInstrThumb2.td              |    3 +-
 llvm/lib/Target/ARM/ARMInstrVFP.td                 |   11 +-
 llvm/lib/Target/ARM/ARMScheduleM4.td               |   24 +-
 llvm/lib/Target/PowerPC/PPCAsmPrinter.cpp          |    2 +-
 llvm/lib/Target/SystemZ/SystemZTargetMachine.cpp   |    5 +-
 llvm/lib/Target/X86/X86ISelDAGToDAG.cpp            |   80 +-
 llvm/lib/Target/X86/X86ISelLowering.cpp            | 1330 +++-----------------
 llvm/lib/Target/X86/X86InstrAVX512.td              |   78 --
 llvm/lib/Target/X86/X86TargetTransformInfo.cpp     |   86 +-
 llvm/lib/Transforms/IPO/IPO.cpp                    |    4 +
 llvm/lib/Transforms/Scalar/DivRemPairs.cpp         |    2 -
 llvm/lib/Transforms/Scalar/Scalar.cpp              |    4 +
 llvm/lib/Transforms/Vectorize/SLPVectorizer.cpp    |  152 ++-
 .../CodeGen/AMDGPU/GlobalISel/inst-select-and.mir  |   30 +-
 .../CodeGen/AMDGPU/GlobalISel/inst-select-or.mir   |   30 +-
 .../CodeGen/AMDGPU/GlobalISel/inst-select-xor.mir  |   30 +-
 .../CodeGen/ARM/ParallelDSP/complex_dot_prod.ll    |    6 +-
 .../CodeGen/ARM/ParallelDSP/multi-use-loads.ll     |   52 +-
 .../CodeGen/ARM/ParallelDSP/unroll-n-jam-smlad.ll  |    1 -
 .../ARM/build-attributes-optimization-minsize.ll   |    6 +-
 .../ARM/build-attributes-optimization-mixed.ll     |    6 +-
 .../ARM/build-attributes-optimization-optnone.ll   |    6 +-
 .../ARM/build-attributes-optimization-optsize.ll   |    6 +-
 .../CodeGen/ARM/build-attributes-optimization.ll   |    6 +-
 llvm/test/CodeGen/SystemZ/cond-move-09.mir         |   29 +
 llvm/test/CodeGen/X86/avx512-cvt.ll                |   17 +-
 llvm/test/CodeGen/X86/avx512-gfni-intrinsics.ll    |  144 +--
 llvm/test/CodeGen/X86/machine-combiner-int-vec.ll  |  117 +-
 llvm/test/CodeGen/X86/midpoint-int-vec-128.ll      |   12 +-
 llvm/test/CodeGen/X86/midpoint-int-vec-256.ll      |   24 +-
 llvm/test/CodeGen/X86/midpoint-int-vec-512.ll      |   84 +-
 llvm/test/CodeGen/X86/sadd_sat_vec.ll              |   57 +-
 llvm/test/CodeGen/X86/ssub_sat_vec.ll              |   57 +-
 llvm/test/CodeGen/X86/vec_int_to_fp.ll             |   16 +-
 llvm/test/CodeGen/X86/vector-bitreverse.ll         |  100 +-
 llvm/test/CodeGen/X86/vector-fshl-256.ll           |    9 +-
 llvm/test/CodeGen/X86/vector-fshl-512.ll           |   56 +-
 llvm/test/CodeGen/X86/vector-fshl-rot-256.ll       |   20 +-
 llvm/test/CodeGen/X86/vector-fshl-rot-512.ll       |   42 +-
 llvm/test/CodeGen/X86/vector-fshr-256.ll           |   29 +-
 llvm/test/CodeGen/X86/vector-fshr-512.ll           |  154 ++-
 llvm/test/CodeGen/X86/vector-fshr-rot-256.ll       |   20 +-
 llvm/test/CodeGen/X86/vector-fshr-rot-512.ll       |   82 +-
 llvm/test/CodeGen/X86/vector-idiv-sdiv-512.ll      |    6 +-
 llvm/test/CodeGen/X86/vector-rotate-128.ll         |   77 +-
 llvm/test/CodeGen/X86/vector-rotate-256.ll         |   69 +-
 llvm/test/CodeGen/X86/vector-rotate-512.ll         |   92 +-
 llvm/test/CodeGen/X86/vector-shift-ashr-128.ll     |    3 +-
 llvm/test/CodeGen/X86/vector-shift-ashr-256.ll     |   18 +-
 llvm/test/CodeGen/X86/vector-shift-ashr-512.ll     |   18 +-
 llvm/test/CodeGen/X86/vector-shift-ashr-sub128.ll  |    9 +-
 llvm/test/CodeGen/X86/vector-shuffle-combining.ll  |   71 ++
 llvm/test/MC/ARM/directive-arch-armv2.s            |    2 +-
 llvm/test/MC/ARM/directive-arch-armv2a.s           |    2 +-
 llvm/test/MC/ARM/directive-arch-armv3.s            |    2 +-
 llvm/test/MC/ARM/directive-arch-armv3m.s           |    2 +-
 llvm/test/MC/ARM/directive-arch-armv4.s            |    2 +-
 llvm/test/MC/ARM/directive-arch-armv4t.s           |    2 +-
 llvm/test/MC/ARM/directive-arch-armv5.s            |    2 +-
 llvm/test/MC/ARM/directive-arch-armv5t.s           |    2 +-
 llvm/test/MC/ARM/directive-arch-armv5te.s          |    2 +-
 llvm/test/MC/ARM/directive-arch-armv6-m.s          |    2 +-
 llvm/test/MC/ARM/directive-arch-armv6.s            |    2 +-
 llvm/test/MC/ARM/directive-arch-armv6k.s           |    2 +-
 llvm/test/MC/ARM/directive-arch-armv6t2.s          |    2 +-
 llvm/test/MC/ARM/directive-arch-armv6z.s           |    2 +-
 llvm/test/MC/ARM/directive-arch-armv7-a.s          |    2 +-
 llvm/test/MC/ARM/directive-arch-armv7-m.s          |    2 +-
 llvm/test/MC/ARM/directive-arch-armv7-r.s          |    2 +-
 llvm/test/MC/ARM/directive-arch-armv7.s            |    2 +-
 llvm/test/MC/ARM/directive-arch-armv7a.s           |    2 +-
 llvm/test/MC/ARM/directive-arch-armv7e-m.s         |    2 +-
 llvm/test/MC/ARM/directive-arch-armv7em.s          |    2 +-
 llvm/test/MC/ARM/directive-arch-armv7m.s           |    2 +-
 llvm/test/MC/ARM/directive-arch-armv7r.s           |    2 +-
 llvm/test/MC/ARM/directive-arch-armv8-a.s          |    2 +-
 llvm/test/MC/ARM/directive-arch-armv8.2-a.s        |    2 +-
 llvm/test/MC/ARM/directive-arch-armv8a.s           |    2 +-
 llvm/test/MC/ARM/directive-arch-iwmmxt.s           |    2 +-
 llvm/test/MC/ARM/directive-arch-iwmmxt2.s          |    2 +-
 .../MC/ARM/directive-eabi_attribute-overwrite.s    |    2 +-
 llvm/test/MC/ARM/directive-eabi_attribute.s        |    2 +-
 llvm/test/MC/ARM/directive-fpu-multiple.s          |    2 +-
 llvm/test/MC/ARM/directive-object_arch-2.s         |    2 +-
 llvm/test/MC/ARM/directive-object_arch.s           |    2 +-
 llvm/test/MC/ELF/undef.s                           |   22 +
 llvm/test/MC/ELF/weakref.s                         |    9 +
 .../DivRemPairs/X86/div-expanded-rem-pair.ll       |   36 +
 .../SLPVectorizer/AArch64/gather-root.ll           |  102 +-
 .../Transforms/SLPVectorizer/AArch64/horizontal.ll |   16 -
 .../SLPVectorizer/AArch64/spillcost-di.ll          |    4 +-
 llvm/test/Transforms/SLPVectorizer/X86/PR31847.ll  |  153 +++
 .../test/Transforms/SLPVectorizer/X86/PR35628_1.ll |   13 +-
 .../test/Transforms/SLPVectorizer/X86/PR35628_2.ll |    5 -
 llvm/test/Transforms/SLPVectorizer/X86/PR39774.ll  |   72 +-
 llvm/test/Transforms/SLPVectorizer/X86/PR40310.ll  |   16 -
 .../Transforms/SLPVectorizer/X86/bad-reduction.ll  |   28 -
 .../SLPVectorizer/X86/horizontal-list.ll           |  354 +-----
 .../SLPVectorizer/X86/horizontal-minmax.ll         |  476 ++-----
 .../Transforms/SLPVectorizer/X86/horizontal.ll     |  148 ---
 .../Transforms/SLPVectorizer/X86/long_chains.ll    |    8 +-
 .../SLPVectorizer/X86/reassociated-loads.ll        |   31 -
 .../SLPVectorizer/X86/reduction_loads.ll           |   24 -
 .../SLPVectorizer/X86/reduction_unrolled.ll        |   35 +-
 .../Transforms/SLPVectorizer/X86/remark_horcost.ll |    4 -
 .../SLPVectorizer/X86/reorder_repeated_ops.ll      |   22 -
 .../Transforms/SLPVectorizer/X86/undef_vect.ll     |   10 -
 .../SLPVectorizer/X86/used-reduced-op.ll           |  529 ++++++++
 .../SLPVectorizer/X86/vectorize-reorder-reuse.ll   |   42 -
 135 files changed, 2402 insertions(+), 3498 deletions(-)
 create mode 100644 llvm/test/CodeGen/SystemZ/cond-move-09.mir
 create mode 100644 llvm/test/Transforms/SLPVectorizer/X86/PR31847.ll
 create mode 100644 llvm/test/Transforms/SLPVectorizer/X86/used-reduced-op.ll
-- 
To stop receiving notification emails like this one, please contact
the administrator of this repository.

2024

2023

2022

2021

2020

2019

2018

2017

2016

2015

[Tcwg-commits] [toolchain/ci/llvm-project] branch linaro-local/ci/tcwg_kernel/llvm-master-arm-stable-allmodconfig updated (9bc1c6ecc56 -> e794c049b3e)