This is an automated email from the git hooks/post-receive script.
unknown user pushed a change to branch master in repository llvm.
from 9054ffcfc83 AMDGPU/GlobalISel: RegBankSelect for add/sub with carry out new 8ece8d35864 [dsymutil] Fix assertion triggered by empty address range. new 2128ba0c856 AMDGPU/GlobalISel: RegBankSelect for carry-in new 2bb35671cc5 AMDGPU/GlobalISel: Disallow VGPR->SCC copies new f3f5c43b96f [WebAssembly] Use 'I' multiclass template for br_table (NFC)
The 4 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference.
Summary of changes: lib/Target/AMDGPU/AMDGPULegalizerInfo.cpp | 3 +- lib/Target/AMDGPU/AMDGPURegisterBankInfo.cpp | 42 +++++- lib/Target/WebAssembly/WebAssemblyInstrControl.td | 34 ++--- .../AMDGPU/GlobalISel/regbankselect-sadde.mir | 151 +++++++++++++++++++++ .../AMDGPU/GlobalISel/regbankselect-ssube.mir | 151 +++++++++++++++++++++ .../AMDGPU/GlobalISel/regbankselect-uadde.mir | 150 ++++++++++++++++++++ .../AMDGPU/GlobalISel/regbankselect-usube.mir | 151 +++++++++++++++++++++ tools/dsymutil/CompileUnit.cpp | 6 +- 8 files changed, 661 insertions(+), 27 deletions(-) create mode 100644 test/CodeGen/AMDGPU/GlobalISel/regbankselect-sadde.mir create mode 100644 test/CodeGen/AMDGPU/GlobalISel/regbankselect-ssube.mir create mode 100644 test/CodeGen/AMDGPU/GlobalISel/regbankselect-uadde.mir create mode 100644 test/CodeGen/AMDGPU/GlobalISel/regbankselect-usube.mir