This is an automated email from the git hooks/post-receive script.
unknown user pushed a change to branch master in repository gcc.
from 948f20cc520 omp-expand: Initialize fd->loop.n2 if needed for the zero i [...] new 25037a02716 RISC-V: Combine vec_duplicate + vmacc.vv to vmacc.vx on GR2VR cost new ed2f4bff8bb RISC-V: Add test for vec_duplicate + vmacc.vv signed combin [...] new 74f139fa21d RISC-V: Add test for vec_duplicate + vmacc.vv unsigned comb [...]
The 3 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference.
Summary of changes: gcc/config/riscv/autovec-opt.md | 23 ++ gcc/config/riscv/vector.md | 96 ++++++ .../gcc.target/riscv/rvv/autovec/vx_vf/vx-1-i16.c | 3 + .../gcc.target/riscv/rvv/autovec/vx_vf/vx-1-i32.c | 3 + .../gcc.target/riscv/rvv/autovec/vx_vf/vx-1-i64.c | 3 + .../gcc.target/riscv/rvv/autovec/vx_vf/vx-1-i8.c | 3 + .../gcc.target/riscv/rvv/autovec/vx_vf/vx-1-u16.c | 3 + .../gcc.target/riscv/rvv/autovec/vx_vf/vx-1-u32.c | 3 + .../gcc.target/riscv/rvv/autovec/vx_vf/vx-1-u64.c | 3 + .../gcc.target/riscv/rvv/autovec/vx_vf/vx-1-u8.c | 3 + .../gcc.target/riscv/rvv/autovec/vx_vf/vx-2-i16.c | 3 + .../gcc.target/riscv/rvv/autovec/vx_vf/vx-2-i32.c | 3 + .../gcc.target/riscv/rvv/autovec/vx_vf/vx-2-i64.c | 3 + .../gcc.target/riscv/rvv/autovec/vx_vf/vx-2-i8.c | 3 + .../gcc.target/riscv/rvv/autovec/vx_vf/vx-2-u16.c | 3 + .../gcc.target/riscv/rvv/autovec/vx_vf/vx-2-u32.c | 3 + .../gcc.target/riscv/rvv/autovec/vx_vf/vx-2-u64.c | 3 + .../gcc.target/riscv/rvv/autovec/vx_vf/vx-2-u8.c | 3 + .../gcc.target/riscv/rvv/autovec/vx_vf/vx-3-i16.c | 3 + .../gcc.target/riscv/rvv/autovec/vx_vf/vx-3-i32.c | 3 + .../gcc.target/riscv/rvv/autovec/vx_vf/vx-3-i64.c | 3 + .../gcc.target/riscv/rvv/autovec/vx_vf/vx-3-i8.c | 3 + .../gcc.target/riscv/rvv/autovec/vx_vf/vx-3-u16.c | 3 + .../gcc.target/riscv/rvv/autovec/vx_vf/vx-3-u32.c | 3 + .../gcc.target/riscv/rvv/autovec/vx_vf/vx-3-u64.c | 3 + .../gcc.target/riscv/rvv/autovec/vx_vf/vx-3-u8.c | 3 + .../riscv/rvv/autovec/vx_vf/vx_ternary.h | 35 ++ .../riscv/rvv/autovec/vx_vf/vx_ternary_data.h | 377 +++++++++++++++++++++ .../riscv/rvv/autovec/vx_vf/vx_ternary_run.h | 26 ++ .../riscv/rvv/autovec/vx_vf/vx_vmacc-run-1-i16.c | 16 + .../riscv/rvv/autovec/vx_vf/vx_vmacc-run-1-i32.c | 16 + .../riscv/rvv/autovec/vx_vf/vx_vmacc-run-1-i64.c | 16 + .../riscv/rvv/autovec/vx_vf/vx_vmacc-run-1-i8.c | 16 + .../riscv/rvv/autovec/vx_vf/vx_vmacc-run-1-u16.c | 16 + .../riscv/rvv/autovec/vx_vf/vx_vmacc-run-1-u32.c | 16 + .../riscv/rvv/autovec/vx_vf/vx_vmacc-run-1-u64.c | 16 + .../riscv/rvv/autovec/vx_vf/vx_vmacc-run-1-u8.c | 16 + 37 files changed, 757 insertions(+) create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/vx_vf/vx_ternary.h create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/vx_vf/vx_ternary_data.h create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/vx_vf/vx_ternary_run.h create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/vx_vf/vx_vmacc-run-1-i16.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/vx_vf/vx_vmacc-run-1-i32.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/vx_vf/vx_vmacc-run-1-i64.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/vx_vf/vx_vmacc-run-1-i8.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/vx_vf/vx_vmacc-run-1-u16.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/vx_vf/vx_vmacc-run-1-u32.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/vx_vf/vx_vmacc-run-1-u64.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/vx_vf/vx_vmacc-run-1-u8.c