This is an automated email from the git hooks/post-receive script.
unknown user pushed a change to branch master in repository llvm.
from d5276b5 AMDGPU: Fix vintrp disassembly new 8d63149 AMDGPU: Fix handling of 16-bit immediates
The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference.
Summary of changes: lib/Target/AMDGPU/AsmParser/AMDGPUAsmParser.cpp | 205 ++++-- .../AMDGPU/Disassembler/AMDGPUDisassembler.cpp | 144 ++++- .../AMDGPU/Disassembler/AMDGPUDisassembler.h | 4 +- .../AMDGPU/InstPrinter/AMDGPUInstPrinter.cpp | 83 ++- lib/Target/AMDGPU/InstPrinter/AMDGPUInstPrinter.h | 2 + lib/Target/AMDGPU/MCTargetDesc/SIMCCodeEmitter.cpp | 63 +- lib/Target/AMDGPU/SIDefines.h | 29 +- lib/Target/AMDGPU/SIFoldOperands.cpp | 14 +- lib/Target/AMDGPU/SIInstrInfo.cpp | 118 ++-- lib/Target/AMDGPU/SIInstrInfo.h | 89 ++- lib/Target/AMDGPU/SIInstrInfo.td | 48 +- lib/Target/AMDGPU/SIInstructions.td | 5 +- lib/Target/AMDGPU/SIRegisterInfo.cpp | 13 - lib/Target/AMDGPU/SIRegisterInfo.h | 12 +- lib/Target/AMDGPU/SIRegisterInfo.td | 22 +- lib/Target/AMDGPU/SIShrinkInstructions.cpp | 19 +- lib/Target/AMDGPU/Utils/AMDGPUBaseInfo.cpp | 52 +- lib/Target/AMDGPU/Utils/AMDGPUBaseInfo.h | 35 + lib/Target/AMDGPU/VOP2Instructions.td | 6 +- test/CodeGen/AMDGPU/br_cc.f16.ll | 8 +- test/CodeGen/AMDGPU/commute-compares.ll | 7 +- test/CodeGen/AMDGPU/fadd.f16.ll | 12 +- test/CodeGen/AMDGPU/fmul.f16.ll | 6 +- test/CodeGen/AMDGPU/fsub.f16.ll | 12 +- test/CodeGen/AMDGPU/imm16.ll | 316 +++++++++ test/CodeGen/AMDGPU/llvm.amdgcn.ldexp.f16.ll | 2 +- test/CodeGen/AMDGPU/llvm.maxnum.f16.ll | 6 +- test/CodeGen/AMDGPU/llvm.minnum.f16.ll | 6 +- test/CodeGen/AMDGPU/select.f16.ll | 6 +- test/CodeGen/MIR/AMDGPU/fold-imm-f16-f32.mir | 709 +++++++++++++++++++++ test/MC/AMDGPU/literal16-err.s | 21 + test/MC/AMDGPU/literal16.s | 148 +++++ test/MC/AMDGPU/vop2.s | 4 +- test/MC/Disassembler/AMDGPU/literal16_vi.txt | 54 ++ test/MC/Disassembler/AMDGPU/vop1.txt | 4 +- 35 files changed, 2027 insertions(+), 257 deletions(-) create mode 100644 test/CodeGen/AMDGPU/imm16.ll create mode 100644 test/CodeGen/MIR/AMDGPU/fold-imm-f16-f32.mir create mode 100644 test/MC/AMDGPU/literal16-err.s create mode 100644 test/MC/AMDGPU/literal16.s create mode 100644 test/MC/Disassembler/AMDGPU/literal16_vi.txt