This is an automated email from the git hooks/post-receive script.
unknown user pushed a change to branch master in repository llvm.
from 0990d05f33e Revert r356304: remove subreg parameter from MachineIRBuild [...] new 0b9f636469b [AMDGPU] Asm/disasm v_cndmask_b32_e64 with abs/neg source m [...]
The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference.
Summary of changes: lib/Target/AMDGPU/SIFoldOperands.cpp | 15 ++++- lib/Target/AMDGPU/SIISelLowering.cpp | 4 ++ lib/Target/AMDGPU/SIInstrInfo.cpp | 17 +++++- lib/Target/AMDGPU/SIInstrInfo.td | 64 +++++++++++++++------- lib/Target/AMDGPU/SIInstructions.td | 45 ++++++++++----- lib/Target/AMDGPU/SILowerI1Copies.cpp | 2 + lib/Target/AMDGPU/SIOptimizeExecMaskingPreRA.cpp | 4 ++ lib/Target/AMDGPU/VOP2Instructions.td | 21 ++++--- lib/Target/AMDGPU/VOP3Instructions.td | 1 + .../AMDGPU/coalescer-extend-pruned-subrange.mir | 6 +- .../coalescer-subranges-another-prune-error.mir | 2 +- .../coalescer-with-subregs-bad-identical.mir | 2 +- test/CodeGen/AMDGPU/fold-cndmask.mir | 8 +-- .../AMDGPU/macro-fusion-cluster-vcc-uses.mir | 20 +++---- test/CodeGen/AMDGPU/merge-load-store-vreg.mir | 6 +- .../AMDGPU/optimize-negated-cond-exec-masking.mir | 58 ++++++++++---------- test/CodeGen/AMDGPU/regcoal-subrange-join-seg.mir | 2 +- test/CodeGen/AMDGPU/shrink-vop3-carry-out.mir | 24 ++++---- test/CodeGen/AMDGPU/subreg-split-live-in-error.mir | 2 +- .../AMDGPU/undefined-physreg-sgpr-spill.mir | 4 +- test/CodeGen/AMDGPU/waitcnt-back-edge-loop.mir | 2 +- test/MC/AMDGPU/vop3.s | 14 ++++- test/MC/Disassembler/AMDGPU/vop3_vi.txt | 9 +++ 23 files changed, 217 insertions(+), 115 deletions(-)