[Tcwg-commits] [gcc] branch master updated (580f571be6c -> 3880271e94b)

12 Feb 2025


      This is an automated email from the git hooks/post-receive script.
unknown user pushed a change to branch master
in repository gcc.
from  580f571be6c RISC-V: unrecognizable insn ICE in xtheadvector/pr114194.c  [...]
       new  3880271e94b RISC-V: Vector pesudoinsns with x0 operand to use imm 0
The 1 revisions listed above as "new" are entirely new to this
repository and will be described in separate emails.  The revisions
listed as "adds" were already present in the repository and have only
been added to this reference.
Summary of changes:
 gcc/config/riscv/vector.md                         | 16 ++++++++++++---
 .../rvv/autovec/cond/cond_convert_int2int-rv32-1.c |  4 ++--
 .../rvv/autovec/cond/cond_convert_int2int-rv32-2.c |  4 ++--
 .../rvv/autovec/cond/cond_convert_int2int-rv64-1.c |  4 ++--
 .../rvv/autovec/cond/cond_convert_int2int-rv64-2.c |  4 ++--
 .../riscv/rvv/autovec/cond/cond_unary-1.c          |  6 +++---
 .../riscv/rvv/autovec/cond/cond_unary-2.c          |  6 +++---
 .../riscv/rvv/autovec/cond/cond_unary-3.c          |  6 +++---
 .../riscv/rvv/autovec/cond/cond_unary-4.c          |  6 +++---
 .../riscv/rvv/autovec/cond/cond_unary-5.c          |  6 +++---
 .../riscv/rvv/autovec/cond/cond_unary-6.c          |  6 +++---
 .../riscv/rvv/autovec/cond/cond_unary-7.c          |  6 +++---
 .../riscv/rvv/autovec/cond/cond_unary-8.c          |  6 +++---
 .../riscv/rvv/autovec/conversions/vncvt-rv32gcv.c  |  2 +-
 .../riscv/rvv/autovec/conversions/vncvt-rv64gcv.c  |  2 +-
 .../rvv/autovec/sat/vec_sat_u_sub_trunc-1-u16.c    |  2 +-
 .../rvv/autovec/sat/vec_sat_u_sub_trunc-1-u32.c    |  2 +-
 .../rvv/autovec/sat/vec_sat_u_sub_trunc-1-u8.c     |  2 +-
 .../riscv/rvv/autovec/unop/abs-rv32gcv.c           |  2 +-
 .../riscv/rvv/autovec/unop/abs-rv64gcv.c           |  2 +-
 .../riscv/rvv/autovec/unop/vneg-rv32gcv.c          |  2 +-
 .../riscv/rvv/autovec/unop/vneg-rv64gcv.c          |  2 +-
 .../gcc.target/riscv/rvv/autovec/vls/abs-2.c       |  2 +-
 .../riscv/rvv/autovec/vls/cond_convert-11.c        |  2 +-
 .../riscv/rvv/autovec/vls/cond_convert-12.c        |  2 +-
 .../gcc.target/riscv/rvv/autovec/vls/cond_neg-1.c  |  2 +-
 .../riscv/rvv/autovec/vls/cond_trunc-1.c           |  2 +-
 .../riscv/rvv/autovec/vls/cond_trunc-2.c           |  2 +-
 .../riscv/rvv/autovec/vls/cond_trunc-3.c           |  2 +-
 .../gcc.target/riscv/rvv/autovec/vls/convert-11.c  |  2 +-
 .../gcc.target/riscv/rvv/autovec/vls/convert-12.c  |  2 +-
 .../gcc.target/riscv/rvv/autovec/vls/neg-1.c       |  2 +-
 .../gcc.target/riscv/rvv/autovec/vls/trunc-1.c     |  2 +-
 .../gcc.target/riscv/rvv/autovec/vls/trunc-2.c     |  2 +-
 .../gcc.target/riscv/rvv/autovec/vls/trunc-3.c     |  2 +-
 .../gcc.target/riscv/rvv/base/simplify-vdiv.c      |  2 +-
 .../riscv/rvv/base/unop_v_constraint-1.c           | 24 +++++++++++-----------
 37 files changed, 80 insertions(+), 70 deletions(-)
-- 
To stop receiving notification emails like this one, please contact
the administrator of this repository.

2025

2024

2023

2022

2021

2020

2019

2018

2017

2016

2015

[Tcwg-commits] [gcc] branch master updated (580f571be6c -> 3880271e94b)