This is an automated email from the git hooks/post-receive script.
unknown user pushed a change to branch master in repository gcc.
from e3678b4464a [ARM][GCC][3/3x]: MVE intrinsics with ternary operands. new db5db9d2548 [ARM][GCC][1/4x]: MVE intrinsics with quaternary operands.
The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference.
Summary of changes: gcc/ChangeLog | 102 +++++++ gcc/config/arm/arm-builtins.c | 56 ++++ gcc/config/arm/arm_mve.h | 326 ++++++++++++++++++++- gcc/config/arm/arm_mve_builtins.def | 11 + gcc/config/arm/mve.md | 126 +++++++- gcc/testsuite/ChangeLog | 36 +++ .../gcc.target/arm/mve/intrinsics/vabavq_p_s16.c | 22 ++ .../gcc.target/arm/mve/intrinsics/vabavq_p_s32.c | 22 ++ .../gcc.target/arm/mve/intrinsics/vabavq_p_s8.c | 22 ++ .../gcc.target/arm/mve/intrinsics/vabavq_p_u16.c | 22 ++ .../gcc.target/arm/mve/intrinsics/vabavq_p_u32.c | 22 ++ .../gcc.target/arm/mve/intrinsics/vabavq_p_u8.c | 22 ++ .../{vcvtq_m_f16_s16.c => vcvtq_m_n_f16_s16.c} | 5 +- .../{vcvtq_m_f16_u16.c => vcvtq_m_n_f16_u16.c} | 5 +- .../{vcvtq_m_f32_s32.c => vcvtq_m_n_f32_s32.c} | 5 +- .../{vcvtq_m_f32_u32.c => vcvtq_m_n_f32_u32.c} | 5 +- .../{vbicq_m_n_u16.c => vqshluq_m_n_s16.c} | 10 +- .../{vbicq_m_n_u32.c => vqshluq_m_n_s32.c} | 10 +- .../intrinsics/{vclzq_m_u8.c => vqshluq_m_n_s8.c} | 10 +- .../intrinsics/{vshlq_m_r_s16.c => vshlq_m_s16.c} | 8 +- .../intrinsics/{vshlq_m_r_s32.c => vshlq_m_s32.c} | 8 +- .../intrinsics/{vshlq_m_r_s8.c => vshlq_m_s8.c} | 8 +- .../intrinsics/{vshlq_m_r_u16.c => vshlq_m_u16.c} | 8 +- .../intrinsics/{vshlq_m_r_u32.c => vshlq_m_u32.c} | 8 +- .../intrinsics/{vshlq_m_r_u8.c => vshlq_m_u8.c} | 8 +- .../{vcmpleq_m_s16.c => vsriq_m_n_s16.c} | 10 +- .../{vcmpeqq_m_s32.c => vsriq_m_n_s32.c} | 10 +- .../intrinsics/{vcmpgeq_m_s8.c => vsriq_m_n_s8.c} | 10 +- .../{vcmphiq_m_u16.c => vsriq_m_n_u16.c} | 10 +- .../{vcmphiq_m_u32.c => vsriq_m_n_u32.c} | 10 +- .../intrinsics/{vcmpneq_m_u8.c => vsriq_m_n_u8.c} | 10 +- .../intrinsics/{vbicq_m_n_s16.c => vsubq_m_s16.c} | 10 +- .../intrinsics/{vbicq_m_n_s32.c => vsubq_m_s32.c} | 10 +- .../mve/intrinsics/{vclsq_m_s8.c => vsubq_m_s8.c} | 10 +- .../intrinsics/{vbicq_m_n_u16.c => vsubq_m_u16.c} | 10 +- .../intrinsics/{vbicq_m_n_u32.c => vsubq_m_u32.c} | 10 +- .../mve/intrinsics/{vclzq_m_u8.c => vsubq_m_u8.c} | 10 +- 37 files changed, 879 insertions(+), 128 deletions(-) create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vabavq_p_s16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vabavq_p_s32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vabavq_p_s8.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vabavq_p_u16.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vabavq_p_u32.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vabavq_p_u8.c copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vcvtq_m_f16_s16.c => vcvtq_m_n_f [...] copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vcvtq_m_f16_u16.c => vcvtq_m_n_f [...] copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vcvtq_m_f32_s32.c => vcvtq_m_n_f [...] copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vcvtq_m_f32_u32.c => vcvtq_m_n_f [...] copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vbicq_m_n_u16.c => vqshluq_m_n_s [...] copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vbicq_m_n_u32.c => vqshluq_m_n_s [...] copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vclzq_m_u8.c => vqshluq_m_n_s8.c} (54%) copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vshlq_m_r_s16.c => vshlq_m_s16.c} (62%) copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vshlq_m_r_s32.c => vshlq_m_s32.c} (62%) copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vshlq_m_r_s8.c => vshlq_m_s8.c} (62%) copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vshlq_m_r_u16.c => vshlq_m_u16.c} (61%) copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vshlq_m_r_u32.c => vshlq_m_u32.c} (61%) copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vshlq_m_r_u8.c => vshlq_m_u8.c} (61%) copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vcmpleq_m_s16.c => vsriq_m_n_s16 [...] copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vcmpeqq_m_s32.c => vsriq_m_n_s32 [...] copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vcmpgeq_m_s8.c => vsriq_m_n_s8.c} (72%) copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vcmphiq_m_u16.c => vsriq_m_n_u16 [...] copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vcmphiq_m_u32.c => vsriq_m_n_u32 [...] copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vcmpneq_m_u8.c => vsriq_m_n_u8.c} (73%) copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vbicq_m_n_s16.c => vsubq_m_s16.c} (52%) copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vbicq_m_n_s32.c => vsubq_m_s32.c} (52%) copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vclsq_m_s8.c => vsubq_m_s8.c} (53%) copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vbicq_m_n_u16.c => vsubq_m_u16.c} (52%) copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vbicq_m_n_u32.c => vsubq_m_u32.c} (52%) copy gcc/testsuite/gcc.target/arm/mve/intrinsics/{vclzq_m_u8.c => vsubq_m_u8.c} (52%)