This is an automated email from the git hooks/post-receive script.
unknown user pushed a change to branch master in repository llvm.
from b0b7bd4 [ARM] Use member initializers in ARMSubtarget. NFCI new 43733c2 [mips] Don't derive the default ABI from the CPU in the backend.
The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference.
Summary of changes: lib/Target/Mips/MCTargetDesc/MipsABIInfo.cpp | 31 +++------------------- .../CodeGen/Mips/Fast-ISel/check-disabled-mcpus.ll | 12 ++++----- test/CodeGen/Mips/adjust-callstack-sp.ll | 12 ++++----- .../Mips/compactbranches/compact-branches.ll | 2 +- test/CodeGen/Mips/elf_eflags.ll | 12 ++++----- test/CodeGen/Mips/fcmp.ll | 2 +- test/CodeGen/Mips/interrupt-attr-64-error.ll | 2 +- test/CodeGen/Mips/llvm-ir/add.ll | 2 +- test/CodeGen/Mips/llvm-ir/and.ll | 2 +- test/CodeGen/Mips/llvm-ir/lh_lhu.ll | 2 +- test/CodeGen/Mips/llvm-ir/mul.ll | 2 +- test/CodeGen/Mips/llvm-ir/not.ll | 2 +- test/CodeGen/Mips/llvm-ir/or.ll | 2 +- test/CodeGen/Mips/llvm-ir/sdiv.ll | 2 +- test/CodeGen/Mips/llvm-ir/srem.ll | 2 +- test/CodeGen/Mips/llvm-ir/udiv.ll | 2 +- test/CodeGen/Mips/llvm-ir/urem.ll | 2 +- test/CodeGen/Mips/llvm-ir/xor.ll | 2 +- test/CodeGen/Mips/madd-msub.ll | 6 ++--- test/CodeGen/Mips/mips64extins.ll | 2 +- test/CodeGen/Mips/mips64r6/compatibility.ll | 4 +-- test/CodeGen/Mips/zeroreg.ll | 8 +++--- test/MC/Mips/elf_eflags.s | 22 +++++++-------- test/MC/Mips/mips64/abiflags.s | 4 +-- test/MC/Mips/mips64r2/abi-bad.s | 2 +- test/MC/Mips/mips64r2/abiflags.s | 4 +-- test/MC/Mips/mips64r3/abi-bad.s | 2 +- test/MC/Mips/mips64r3/abiflags.s | 4 +-- test/MC/Mips/mips64r5/abi-bad.s | 2 +- test/MC/Mips/mips64r5/abiflags.s | 4 +-- test/MC/Mips/mips_abi_flags_xx.s | 2 +- test/MC/Mips/nooddspreg-cmdarg.s | 2 +- test/MC/Mips/nooddspreg.s | 2 +- 33 files changed, 70 insertions(+), 95 deletions(-)