This is an automated email from the git hooks/post-receive script.
tcwg-buildslave pushed a change to branch linaro-local/ci/tcwg_gnu_cross_build/master-arm in repository toolchain/ci/gcc.
from 489c8f27296 Add GSI_LAST_NEW_STMT iterator update adds 72e0c742bd0 gcov: make profile merging smarter adds 20995e68c28 Add support for 32-bit hppa targets in muldi3 expander adds 5efeaa0d295 [arm] Fix MVE addressing modes for VLDR[BHW] and VSTR[BHW] adds 43ae43f6547 collect2: Fix missing cleanups. adds 54fa5567a27 Check to see if null pointer is dereferenceable [PR102630]. adds 1456bd47202 dwarf2ctf: fix typo in comment adds 90582eb6c56 ctfc: remove redundant comma in enumerator list adds 97c32001664 x86_64: Some SUBREG related optimization tweaks to i386 backend.
No new revisions were added by this update.
Summary of changes: gcc/collect2.c | 7 +- gcc/config/arm/arm.c | 63 ++-- gcc/config/arm/mve.md | 16 +- gcc/config/i386/i386-expand.c | 18 +- gcc/config/i386/sse.md | 3 +- gcc/config/pa/pa.md | 80 +++-- gcc/coverage.c | 50 ++- gcc/ctfc.h | 2 +- gcc/doc/invoke.texi | 4 + gcc/dwarf2ctf.c | 2 +- gcc/gcov-dump.c | 9 +- gcc/gcov.c | 5 + gcc/pointer-query.cc | 18 +- gcc/testsuite/gcc.target/arm/mve/mve.exp | 3 + .../gcc.target/arm/mve/mve_load_memory_modes.c | 357 ++++++++++++++++++++ .../gcc.target/arm/mve/mve_store_memory_modes.c | 370 +++++++++++++++++++++ gcc/testsuite/gcc.target/i386/addr-space-2.c | 3 +- gcc/testsuite/gcc.target/i386/addr-space-3.c | 17 + libgcc/libgcov-driver.c | 8 +- libgcc/libgcov-util.c | 3 + libgcc/libgcov.h | 1 + 21 files changed, 939 insertions(+), 100 deletions(-) create mode 100644 gcc/testsuite/gcc.target/arm/mve/mve_load_memory_modes.c create mode 100644 gcc/testsuite/gcc.target/arm/mve/mve_store_memory_modes.c create mode 100644 gcc/testsuite/gcc.target/i386/addr-space-3.c