This is an automated email from the git hooks/post-receive script.
unknown user pushed a change to branch master in repository gcc.
from 566740013b3 tree-optimization/116290 - fix compare-debug issue in ldist new 72d24d2a130 RISC-V: Add testcases for form 2 of vector signed SAT_SUB new 5920bc84149 Match: Support form 3 for vector signed integer SAT_SUB new b97629226d9 RISC-V: Add testcases for form 3 of vector signed SAT_SUB new 4d8373f8532 RISC-V: Add testcases for form 4 of vector signed SAT_SUB
The 4 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference.
Summary of changes: gcc/match.pd | 12 ++++ ...vec_sat_s_sub-1-i16.c => vec_sat_s_sub-2-i16.c} | 2 +- ...vec_sat_s_sub-1-i16.c => vec_sat_s_sub-2-i32.c} | 2 +- ...vec_sat_s_sub-1-i16.c => vec_sat_s_sub-2-i64.c} | 2 +- .../{vec_sat_s_sub-1-i8.c => vec_sat_s_sub-2-i8.c} | 2 +- ...vec_sat_s_sub-1-i16.c => vec_sat_s_sub-3-i16.c} | 2 +- ...vec_sat_s_sub-1-i16.c => vec_sat_s_sub-3-i32.c} | 2 +- ...vec_sat_s_sub-1-i16.c => vec_sat_s_sub-3-i64.c} | 2 +- .../{vec_sat_s_sub-1-i8.c => vec_sat_s_sub-3-i8.c} | 2 +- ...vec_sat_s_sub-1-i16.c => vec_sat_s_sub-4-i16.c} | 2 +- ...vec_sat_s_sub-1-i16.c => vec_sat_s_sub-4-i32.c} | 2 +- ...vec_sat_s_sub-1-i16.c => vec_sat_s_sub-4-i64.c} | 2 +- .../{vec_sat_s_sub-1-i8.c => vec_sat_s_sub-4-i8.c} | 2 +- ...s_sub-run-1-i16.c => vec_sat_s_sub-run-2-i16.c} | 4 +- ...s_sub-run-1-i32.c => vec_sat_s_sub-run-2-i32.c} | 4 +- ...s_sub-run-1-i64.c => vec_sat_s_sub-run-2-i64.c} | 4 +- ...t_s_sub-run-1-i8.c => vec_sat_s_sub-run-2-i8.c} | 4 +- ...s_sub-run-1-i16.c => vec_sat_s_sub-run-3-i16.c} | 4 +- ...s_sub-run-1-i32.c => vec_sat_s_sub-run-3-i32.c} | 4 +- ...s_sub-run-1-i64.c => vec_sat_s_sub-run-3-i64.c} | 4 +- ...t_s_sub-run-1-i8.c => vec_sat_s_sub-run-3-i8.c} | 4 +- ...s_sub-run-1-i16.c => vec_sat_s_sub-run-4-i16.c} | 4 +- ...s_sub-run-1-i32.c => vec_sat_s_sub-run-4-i32.c} | 4 +- ...s_sub-run-1-i64.c => vec_sat_s_sub-run-4-i64.c} | 4 +- ...t_s_sub-run-1-i8.c => vec_sat_s_sub-run-4-i8.c} | 4 +- .../gcc.target/riscv/rvv/autovec/vec_sat_arith.h | 66 ++++++++++++++++++++++ 26 files changed, 114 insertions(+), 36 deletions(-) copy gcc/testsuite/gcc.target/riscv/rvv/autovec/binop/{vec_sat_s_sub-1-i16.c => ve [...] copy gcc/testsuite/gcc.target/riscv/rvv/autovec/binop/{vec_sat_s_sub-1-i16.c => ve [...] copy gcc/testsuite/gcc.target/riscv/rvv/autovec/binop/{vec_sat_s_sub-1-i16.c => ve [...] copy gcc/testsuite/gcc.target/riscv/rvv/autovec/binop/{vec_sat_s_sub-1-i8.c => vec [...] copy gcc/testsuite/gcc.target/riscv/rvv/autovec/binop/{vec_sat_s_sub-1-i16.c => ve [...] copy gcc/testsuite/gcc.target/riscv/rvv/autovec/binop/{vec_sat_s_sub-1-i16.c => ve [...] copy gcc/testsuite/gcc.target/riscv/rvv/autovec/binop/{vec_sat_s_sub-1-i16.c => ve [...] copy gcc/testsuite/gcc.target/riscv/rvv/autovec/binop/{vec_sat_s_sub-1-i8.c => vec [...] copy gcc/testsuite/gcc.target/riscv/rvv/autovec/binop/{vec_sat_s_sub-1-i16.c => ve [...] copy gcc/testsuite/gcc.target/riscv/rvv/autovec/binop/{vec_sat_s_sub-1-i16.c => ve [...] copy gcc/testsuite/gcc.target/riscv/rvv/autovec/binop/{vec_sat_s_sub-1-i16.c => ve [...] copy gcc/testsuite/gcc.target/riscv/rvv/autovec/binop/{vec_sat_s_sub-1-i8.c => vec [...] copy gcc/testsuite/gcc.target/riscv/rvv/autovec/binop/{vec_sat_s_sub-run-1-i16.c = [...] copy gcc/testsuite/gcc.target/riscv/rvv/autovec/binop/{vec_sat_s_sub-run-1-i32.c = [...] copy gcc/testsuite/gcc.target/riscv/rvv/autovec/binop/{vec_sat_s_sub-run-1-i64.c = [...] copy gcc/testsuite/gcc.target/riscv/rvv/autovec/binop/{vec_sat_s_sub-run-1-i8.c => [...] copy gcc/testsuite/gcc.target/riscv/rvv/autovec/binop/{vec_sat_s_sub-run-1-i16.c = [...] copy gcc/testsuite/gcc.target/riscv/rvv/autovec/binop/{vec_sat_s_sub-run-1-i32.c = [...] copy gcc/testsuite/gcc.target/riscv/rvv/autovec/binop/{vec_sat_s_sub-run-1-i64.c = [...] copy gcc/testsuite/gcc.target/riscv/rvv/autovec/binop/{vec_sat_s_sub-run-1-i8.c => [...] copy gcc/testsuite/gcc.target/riscv/rvv/autovec/binop/{vec_sat_s_sub-run-1-i16.c = [...] copy gcc/testsuite/gcc.target/riscv/rvv/autovec/binop/{vec_sat_s_sub-run-1-i32.c = [...] copy gcc/testsuite/gcc.target/riscv/rvv/autovec/binop/{vec_sat_s_sub-run-1-i64.c = [...] copy gcc/testsuite/gcc.target/riscv/rvv/autovec/binop/{vec_sat_s_sub-run-1-i8.c => [...]