This is an automated email from the git hooks/post-receive script.
unknown user pushed a change to branch master in repository llvm.
from 03dc1837d35 CodeGenPrep: add separate hook say when GEPs should be used [...] new a8e37d1bbba AArch64: support arm64_32, an ILP32 slice for watchOS.
The 1 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference.
Summary of changes: include/llvm/CodeGen/CallingConvLower.h | 1 + include/llvm/Target/TargetCallingConv.td | 6 + lib/CodeGen/SelectionDAG/SelectionDAGBuilder.cpp | 4 + lib/CodeGen/TargetLoweringBase.cpp | 1 + lib/CodeGen/TargetLoweringObjectFileImpl.cpp | 1 + lib/ExecutionEngine/Orc/IndirectionUtils.cpp | 4 +- lib/ExecutionEngine/Orc/LazyReexports.cpp | 1 + lib/ExecutionEngine/RuntimeDyld/RuntimeDyld.cpp | 3 +- .../RuntimeDyld/RuntimeDyldMachO.cpp | 2 + lib/LTO/LTOCodeGenerator.cpp | 3 +- lib/LTO/LTOModule.cpp | 3 +- lib/LTO/ThinLTOCodeGenerator.cpp | 3 +- lib/MC/MCObjectFileInfo.cpp | 7 +- lib/Target/AArch64/AArch64AsmPrinter.cpp | 2 + lib/Target/AArch64/AArch64CallLowering.cpp | 10 +- lib/Target/AArch64/AArch64CallingConvention.cpp | 30 +- lib/Target/AArch64/AArch64CallingConvention.h | 3 + lib/Target/AArch64/AArch64CallingConvention.td | 34 + lib/Target/AArch64/AArch64CollectLOH.cpp | 22 +- lib/Target/AArch64/AArch64ExpandPseudoInsts.cpp | 22 +- lib/Target/AArch64/AArch64FastISel.cpp | 55 +- lib/Target/AArch64/AArch64ISelLowering.cpp | 174 +++-- lib/Target/AArch64/AArch64ISelLowering.h | 8 + lib/Target/AArch64/AArch64InstrInfo.cpp | 39 +- lib/Target/AArch64/AArch64SelectionDAGInfo.cpp | 2 +- lib/Target/AArch64/AArch64Subtarget.h | 8 + lib/Target/AArch64/AArch64TargetMachine.cpp | 10 +- .../AArch64/MCTargetDesc/AArch64MCAsmInfo.cpp | 5 +- lib/Target/AArch64/MCTargetDesc/AArch64MCAsmInfo.h | 2 +- .../AArch64/MCTargetDesc/AArch64MCTargetDesc.cpp | 2 +- lib/Target/X86/X86FastISel.cpp | 1 + test/CodeGen/AArch64/arm64-aapcs.ll | 2 +- .../AArch64/arm64-collect-loh-garbage-crash.ll | 1 + test/CodeGen/AArch64/arm64-collect-loh-str.ll | 1 + test/CodeGen/AArch64/arm64-collect-loh.ll | 115 ++-- test/CodeGen/AArch64/arm64-indexed-memory.ll | 1 + test/CodeGen/AArch64/arm64-stacksave.ll | 4 +- test/CodeGen/AArch64/arm64_32-addrs.ll | 44 ++ test/CodeGen/AArch64/arm64_32-atomics.ll | 261 ++++++++ test/CodeGen/AArch64/arm64_32-fastisel.ll | 28 + test/CodeGen/AArch64/arm64_32-frame-pointers.ll | 26 + test/CodeGen/AArch64/arm64_32-gep-sink.ll | 61 ++ test/CodeGen/AArch64/arm64_32-memcpy.ll | 66 ++ test/CodeGen/AArch64/arm64_32-neon.ll | 198 ++++++ test/CodeGen/AArch64/arm64_32-null.ll | 28 + test/CodeGen/AArch64/arm64_32-pointer-extend.ll | 49 ++ test/CodeGen/AArch64/arm64_32-stack-pointers.ll | 13 + test/CodeGen/AArch64/arm64_32-tls.ll | 22 + test/CodeGen/AArch64/arm64_32-va.ll | 56 ++ test/CodeGen/AArch64/arm64_32.ll | 715 +++++++++++++++++++++ test/CodeGen/AArch64/fastcc-reserved.ll | 8 +- test/CodeGen/AArch64/fastcc.ll | 22 +- test/CodeGen/AArch64/jump-table-32.ll | 42 ++ test/CodeGen/AArch64/sibling-call.ll | 24 +- test/CodeGen/AArch64/swift-return.ll | 4 +- test/CodeGen/AArch64/swiftcc.ll | 2 + test/CodeGen/AArch64/swifterror.ll | 127 ++-- test/CodeGen/AArch64/swiftself.ll | 29 +- test/CodeGen/AArch64/tail-call.ll | 24 +- .../AArch64/umulo-128-legalisation-lowering.ll | 4 +- test/CodeGen/AArch64/win64_vararg.ll | 2 +- test/MC/AArch64/arm64_32-compact-unwind.s | 15 + utils/TableGen/CallingConvEmitter.cpp | 4 + 63 files changed, 2224 insertions(+), 242 deletions(-) create mode 100644 test/CodeGen/AArch64/arm64_32-addrs.ll create mode 100644 test/CodeGen/AArch64/arm64_32-atomics.ll create mode 100644 test/CodeGen/AArch64/arm64_32-fastisel.ll create mode 100644 test/CodeGen/AArch64/arm64_32-frame-pointers.ll create mode 100644 test/CodeGen/AArch64/arm64_32-gep-sink.ll create mode 100644 test/CodeGen/AArch64/arm64_32-memcpy.ll create mode 100644 test/CodeGen/AArch64/arm64_32-neon.ll create mode 100644 test/CodeGen/AArch64/arm64_32-null.ll create mode 100644 test/CodeGen/AArch64/arm64_32-pointer-extend.ll create mode 100644 test/CodeGen/AArch64/arm64_32-stack-pointers.ll create mode 100644 test/CodeGen/AArch64/arm64_32-tls.ll create mode 100644 test/CodeGen/AArch64/arm64_32-va.ll create mode 100644 test/CodeGen/AArch64/arm64_32.ll create mode 100644 test/CodeGen/AArch64/jump-table-32.ll create mode 100644 test/MC/AArch64/arm64_32-compact-unwind.s